diff --git a/topics/verilog/index.md b/topics/verilog/index.md
new file mode 100644
index 00000000..a969bfe8
--- /dev/null
+++ b/topics/verilog/index.md
@@ -0,0 +1,8 @@
+---
+aliases: hdl, hardware-description-language
+display_name: Verilog
+short_description: Verilog is a hardware description language used to model electronic systems.
+topic: verilog
+wikipedia_url: https://en.wikipedia.org/wiki/Verilog
+---
+Verilog is a widely-used hardware description language (HDL) that enables designers to model, simulate, and synthesize digital circuits. It provides a text-based format for specifying the structure and behavior of electronic systems, making it easier to design complex hardware components such as microprocessors, memory, and communication devices.