2019-06-04 11:11:33 +03:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2011-05-11 21:59:58 +04:00
|
|
|
#ifndef __LINUX_REGMAP_H
|
|
|
|
#define __LINUX_REGMAP_H
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Register map access API
|
|
|
|
*
|
|
|
|
* Copyright 2011 Wolfson Microelectronics plc
|
|
|
|
*
|
|
|
|
* Author: Mark Brown <broonie@opensource.wolfsonmicro.com>
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/list.h>
|
2012-06-15 14:23:56 +04:00
|
|
|
#include <linux/rbtree.h>
|
2018-04-23 09:42:44 +03:00
|
|
|
#include <linux/ktime.h>
|
2016-10-13 13:07:54 +03:00
|
|
|
#include <linux/delay.h>
|
2013-08-06 20:34:40 +04:00
|
|
|
#include <linux/err.h>
|
2013-08-15 03:05:02 +04:00
|
|
|
#include <linux/bug.h>
|
2015-07-08 09:30:18 +03:00
|
|
|
#include <linux/lockdep.h>
|
2020-04-20 16:46:46 +03:00
|
|
|
#include <linux/iopoll.h>
|
2020-07-06 20:53:41 +03:00
|
|
|
#include <linux/fwnode.h>
|
2011-05-11 21:59:58 +04:00
|
|
|
|
2011-05-26 21:46:22 +04:00
|
|
|
struct module;
|
2018-02-21 12:20:25 +03:00
|
|
|
struct clk;
|
2012-01-30 20:46:54 +04:00
|
|
|
struct device;
|
2020-04-02 23:36:44 +03:00
|
|
|
struct device_node;
|
2011-06-20 22:02:29 +04:00
|
|
|
struct i2c_client;
|
2019-06-06 18:12:02 +03:00
|
|
|
struct i3c_device;
|
2012-08-21 00:45:05 +04:00
|
|
|
struct irq_domain;
|
2021-05-17 22:28:03 +03:00
|
|
|
struct mdio_device;
|
2017-12-12 02:43:02 +03:00
|
|
|
struct slim_device;
|
2011-05-12 13:42:10 +04:00
|
|
|
struct spi_device;
|
2013-10-28 22:12:35 +04:00
|
|
|
struct spmi_device;
|
2012-03-11 15:49:17 +04:00
|
|
|
struct regmap;
|
2012-06-15 14:23:56 +04:00
|
|
|
struct regmap_range_cfg;
|
2013-06-11 16:18:15 +04:00
|
|
|
struct regmap_field;
|
2014-11-18 21:45:51 +03:00
|
|
|
struct snd_ac97;
|
2018-01-08 13:20:59 +03:00
|
|
|
struct sdw_slave;
|
2011-06-20 22:02:29 +04:00
|
|
|
|
2011-09-19 17:34:00 +04:00
|
|
|
/* An enum of all the supported cache types */
|
|
|
|
enum regcache_type {
|
|
|
|
REGCACHE_NONE,
|
2011-09-19 17:34:02 +04:00
|
|
|
REGCACHE_RBTREE,
|
2012-12-19 18:51:55 +04:00
|
|
|
REGCACHE_COMPRESSED,
|
|
|
|
REGCACHE_FLAT,
|
2011-09-19 17:34:00 +04:00
|
|
|
};
|
|
|
|
|
2011-08-19 13:09:38 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct reg_default - Default value for a register.
|
2011-08-19 13:09:38 +04:00
|
|
|
*
|
|
|
|
* @reg: Register address.
|
|
|
|
* @def: Register default value.
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
|
|
|
* We use an array of structs rather than a simple array as many modern devices
|
|
|
|
* have very sparse register maps.
|
2011-08-19 13:09:38 +04:00
|
|
|
*/
|
|
|
|
struct reg_default {
|
|
|
|
unsigned int reg;
|
|
|
|
unsigned int def;
|
|
|
|
};
|
|
|
|
|
2015-07-16 18:36:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct reg_sequence - An individual write from a sequence of writes.
|
2015-07-16 18:36:21 +03:00
|
|
|
*
|
|
|
|
* @reg: Register address.
|
|
|
|
* @def: Register value.
|
2015-07-16 18:36:22 +03:00
|
|
|
* @delay_us: Delay to be applied after the register write in microseconds
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
|
|
|
* Register/value pairs for sequences of writes with an optional delay in
|
|
|
|
* microseconds to be applied after each write.
|
2015-07-16 18:36:21 +03:00
|
|
|
*/
|
|
|
|
struct reg_sequence {
|
|
|
|
unsigned int reg;
|
|
|
|
unsigned int def;
|
2015-07-16 18:36:22 +03:00
|
|
|
unsigned int delay_us;
|
2015-07-16 18:36:21 +03:00
|
|
|
};
|
|
|
|
|
2020-04-02 11:41:11 +03:00
|
|
|
#define REG_SEQ(_reg, _def, _delay_us) { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.def = _def, \
|
|
|
|
.delay_us = _delay_us, \
|
|
|
|
}
|
|
|
|
#define REG_SEQ0(_reg, _def) REG_SEQ(_reg, _def, 0)
|
|
|
|
|
2016-07-06 17:19:41 +03:00
|
|
|
/**
|
|
|
|
* regmap_read_poll_timeout - Poll until a condition is met or a timeout occurs
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
2016-07-06 17:19:41 +03:00
|
|
|
* @map: Regmap to read from
|
|
|
|
* @addr: Address to poll
|
|
|
|
* @val: Unsigned integer variable to read the value into
|
|
|
|
* @cond: Break condition (usually involving @val)
|
|
|
|
* @sleep_us: Maximum time to sleep between reads in us (0
|
|
|
|
* tight-loops). Should be less than ~20ms since usleep_range
|
2019-06-12 20:53:00 +03:00
|
|
|
* is used (see Documentation/timers/timers-howto.rst).
|
2016-07-06 17:19:41 +03:00
|
|
|
* @timeout_us: Timeout in us, 0 means never timeout
|
|
|
|
*
|
|
|
|
* Returns 0 on success and -ETIMEDOUT upon a timeout or the regmap_read
|
|
|
|
* error return value in case of a error read. In the two former cases,
|
|
|
|
* the last read value at @addr is stored in @val. Must not be called
|
|
|
|
* from atomic context if sleep_us or timeout_us are used.
|
|
|
|
*
|
|
|
|
* This is modelled after the readx_poll_timeout macros in linux/iopoll.h.
|
|
|
|
*/
|
|
|
|
#define regmap_read_poll_timeout(map, addr, val, cond, sleep_us, timeout_us) \
|
|
|
|
({ \
|
2020-04-20 16:46:46 +03:00
|
|
|
int __ret, __tmp; \
|
|
|
|
__tmp = read_poll_timeout(regmap_read, __ret, __ret || (cond), \
|
|
|
|
sleep_us, timeout_us, false, (map), (addr), &(val)); \
|
|
|
|
__ret ?: __tmp; \
|
2016-07-06 17:19:41 +03:00
|
|
|
})
|
|
|
|
|
2020-01-09 08:09:50 +03:00
|
|
|
/**
|
|
|
|
* regmap_read_poll_timeout_atomic - Poll until a condition is met or a timeout occurs
|
|
|
|
*
|
|
|
|
* @map: Regmap to read from
|
|
|
|
* @addr: Address to poll
|
|
|
|
* @val: Unsigned integer variable to read the value into
|
|
|
|
* @cond: Break condition (usually involving @val)
|
|
|
|
* @delay_us: Time to udelay between reads in us (0 tight-loops).
|
|
|
|
* Should be less than ~10us since udelay is used
|
|
|
|
* (see Documentation/timers/timers-howto.rst).
|
|
|
|
* @timeout_us: Timeout in us, 0 means never timeout
|
|
|
|
*
|
|
|
|
* Returns 0 on success and -ETIMEDOUT upon a timeout or the regmap_read
|
|
|
|
* error return value in case of a error read. In the two former cases,
|
|
|
|
* the last read value at @addr is stored in @val.
|
|
|
|
*
|
|
|
|
* This is modelled after the readx_poll_timeout_atomic macros in linux/iopoll.h.
|
|
|
|
*
|
|
|
|
* Note: In general regmap cannot be used in atomic context. If you want to use
|
|
|
|
* this macro then first setup your regmap for atomic use (flat or no cache
|
|
|
|
* and MMIO regmap).
|
|
|
|
*/
|
|
|
|
#define regmap_read_poll_timeout_atomic(map, addr, val, cond, delay_us, timeout_us) \
|
|
|
|
({ \
|
|
|
|
u64 __timeout_us = (timeout_us); \
|
|
|
|
unsigned long __delay_us = (delay_us); \
|
|
|
|
ktime_t __timeout = ktime_add_us(ktime_get(), __timeout_us); \
|
|
|
|
int __ret; \
|
|
|
|
for (;;) { \
|
|
|
|
__ret = regmap_read((map), (addr), &(val)); \
|
|
|
|
if (__ret) \
|
|
|
|
break; \
|
|
|
|
if (cond) \
|
|
|
|
break; \
|
|
|
|
if ((__timeout_us) && \
|
|
|
|
ktime_compare(ktime_get(), __timeout) > 0) { \
|
|
|
|
__ret = regmap_read((map), (addr), &(val)); \
|
|
|
|
break; \
|
|
|
|
} \
|
|
|
|
if (__delay_us) \
|
|
|
|
udelay(__delay_us); \
|
|
|
|
} \
|
|
|
|
__ret ?: ((cond) ? 0 : -ETIMEDOUT); \
|
|
|
|
})
|
|
|
|
|
2017-09-29 11:23:01 +03:00
|
|
|
/**
|
|
|
|
* regmap_field_read_poll_timeout - Poll until a condition is met or timeout
|
|
|
|
*
|
|
|
|
* @field: Regmap field to read from
|
|
|
|
* @val: Unsigned integer variable to read the value into
|
|
|
|
* @cond: Break condition (usually involving @val)
|
|
|
|
* @sleep_us: Maximum time to sleep between reads in us (0
|
|
|
|
* tight-loops). Should be less than ~20ms since usleep_range
|
2019-06-12 20:53:00 +03:00
|
|
|
* is used (see Documentation/timers/timers-howto.rst).
|
2017-09-29 11:23:01 +03:00
|
|
|
* @timeout_us: Timeout in us, 0 means never timeout
|
|
|
|
*
|
|
|
|
* Returns 0 on success and -ETIMEDOUT upon a timeout or the regmap_field_read
|
|
|
|
* error return value in case of a error read. In the two former cases,
|
|
|
|
* the last read value at @addr is stored in @val. Must not be called
|
|
|
|
* from atomic context if sleep_us or timeout_us are used.
|
|
|
|
*
|
|
|
|
* This is modelled after the readx_poll_timeout macros in linux/iopoll.h.
|
|
|
|
*/
|
|
|
|
#define regmap_field_read_poll_timeout(field, val, cond, sleep_us, timeout_us) \
|
|
|
|
({ \
|
2020-04-20 16:46:47 +03:00
|
|
|
int __ret, __tmp; \
|
|
|
|
__tmp = read_poll_timeout(regmap_field_read, __ret, __ret || (cond), \
|
|
|
|
sleep_us, timeout_us, false, (field), &(val)); \
|
|
|
|
__ret ?: __tmp; \
|
2017-09-29 11:23:01 +03:00
|
|
|
})
|
|
|
|
|
2012-03-11 15:49:17 +04:00
|
|
|
#ifdef CONFIG_REGMAP
|
|
|
|
|
2012-05-24 20:47:26 +04:00
|
|
|
enum regmap_endian {
|
|
|
|
/* Unspecified -> 0 -> Backwards compatible default */
|
|
|
|
REGMAP_ENDIAN_DEFAULT = 0,
|
|
|
|
REGMAP_ENDIAN_BIG,
|
|
|
|
REGMAP_ENDIAN_LITTLE,
|
|
|
|
REGMAP_ENDIAN_NATIVE,
|
|
|
|
};
|
|
|
|
|
2012-11-20 18:20:30 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_range - A register range, used for access related checks
|
|
|
|
* (readable/writeable/volatile/precious checks)
|
2012-11-20 18:20:30 +04:00
|
|
|
*
|
|
|
|
* @range_min: address of first register
|
|
|
|
* @range_max: address of last register
|
|
|
|
*/
|
|
|
|
struct regmap_range {
|
|
|
|
unsigned int range_min;
|
|
|
|
unsigned int range_max;
|
|
|
|
};
|
|
|
|
|
2013-09-20 16:30:10 +04:00
|
|
|
#define regmap_reg_range(low, high) { .range_min = low, .range_max = high, }
|
|
|
|
|
2017-01-12 14:17:39 +03:00
|
|
|
/**
|
|
|
|
* struct regmap_access_table - A table of register ranges for access checks
|
2012-11-20 18:20:30 +04:00
|
|
|
*
|
|
|
|
* @yes_ranges : pointer to an array of regmap ranges used as "yes ranges"
|
|
|
|
* @n_yes_ranges: size of the above array
|
|
|
|
* @no_ranges: pointer to an array of regmap ranges used as "no ranges"
|
|
|
|
* @n_no_ranges: size of the above array
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
|
|
|
* A table of ranges including some yes ranges and some no ranges.
|
|
|
|
* If a register belongs to a no_range, the corresponding check function
|
|
|
|
* will return false. If a register belongs to a yes range, the corresponding
|
|
|
|
* check function will return true. "no_ranges" are searched first.
|
2012-11-20 18:20:30 +04:00
|
|
|
*/
|
|
|
|
struct regmap_access_table {
|
|
|
|
const struct regmap_range *yes_ranges;
|
|
|
|
unsigned int n_yes_ranges;
|
|
|
|
const struct regmap_range *no_ranges;
|
|
|
|
unsigned int n_no_ranges;
|
|
|
|
};
|
|
|
|
|
2012-10-16 17:56:59 +04:00
|
|
|
typedef void (*regmap_lock)(void *);
|
|
|
|
typedef void (*regmap_unlock)(void *);
|
|
|
|
|
2011-07-21 01:28:58 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_config - Configuration for the register map of a device.
|
2011-07-21 01:28:58 +04:00
|
|
|
*
|
2012-04-05 01:48:29 +04:00
|
|
|
* @name: Optional name of the regmap. Useful when a device has multiple
|
|
|
|
* register regions.
|
|
|
|
*
|
2011-07-21 01:28:58 +04:00
|
|
|
* @reg_bits: Number of bits in a register address, mandatory.
|
2012-04-09 23:40:24 +04:00
|
|
|
* @reg_stride: The register address stride. Valid register addresses are a
|
|
|
|
* multiple of this value. If set to 0, a value of 1 will be
|
|
|
|
* used.
|
2012-01-18 14:52:25 +04:00
|
|
|
* @pad_bits: Number of bits of padding between register and value.
|
2011-07-21 01:28:58 +04:00
|
|
|
* @val_bits: Number of bits in a register value, mandatory.
|
2011-07-21 01:33:39 +04:00
|
|
|
*
|
2011-08-09 05:23:22 +04:00
|
|
|
* @writeable_reg: Optional callback returning true if the register
|
2012-11-20 18:20:30 +04:00
|
|
|
* can be written to. If this field is NULL but wr_table
|
|
|
|
* (see below) is not, the check is performed on such table
|
|
|
|
* (a register is writeable if it belongs to one of the ranges
|
|
|
|
* specified by wr_table).
|
2011-08-09 05:23:22 +04:00
|
|
|
* @readable_reg: Optional callback returning true if the register
|
2012-11-20 18:20:30 +04:00
|
|
|
* can be read from. If this field is NULL but rd_table
|
|
|
|
* (see below) is not, the check is performed on such table
|
|
|
|
* (a register is readable if it belongs to one of the ranges
|
|
|
|
* specified by rd_table).
|
2011-08-09 05:23:22 +04:00
|
|
|
* @volatile_reg: Optional callback returning true if the register
|
2012-11-20 18:20:30 +04:00
|
|
|
* value can't be cached. If this field is NULL but
|
|
|
|
* volatile_table (see below) is not, the check is performed on
|
|
|
|
* such table (a register is volatile if it belongs to one of
|
|
|
|
* the ranges specified by volatile_table).
|
2014-01-09 18:13:41 +04:00
|
|
|
* @precious_reg: Optional callback returning true if the register
|
2012-11-20 18:20:30 +04:00
|
|
|
* should not be read outside of a call from the driver
|
2014-01-09 18:13:41 +04:00
|
|
|
* (e.g., a clear on read interrupt status register). If this
|
2012-11-20 18:20:30 +04:00
|
|
|
* field is NULL but precious_table (see below) is not, the
|
|
|
|
* check is performed on such table (a register is precious if
|
|
|
|
* it belongs to one of the ranges specified by precious_table).
|
2018-10-19 12:33:50 +03:00
|
|
|
* @writeable_noinc_reg: Optional callback returning true if the register
|
|
|
|
* supports multiple write operations without incrementing
|
|
|
|
* the register number. If this field is NULL but
|
|
|
|
* wr_noinc_table (see below) is not, the check is
|
|
|
|
* performed on such table (a register is no increment
|
|
|
|
* writeable if it belongs to one of the ranges specified
|
|
|
|
* by wr_noinc_table).
|
2018-08-07 17:52:17 +03:00
|
|
|
* @readable_noinc_reg: Optional callback returning true if the register
|
|
|
|
* supports multiple read operations without incrementing
|
|
|
|
* the register number. If this field is NULL but
|
|
|
|
* rd_noinc_table (see below) is not, the check is
|
|
|
|
* performed on such table (a register is no increment
|
|
|
|
* readable if it belongs to one of the ranges specified
|
|
|
|
* by rd_noinc_table).
|
2017-12-06 17:26:21 +03:00
|
|
|
* @disable_locking: This regmap is either protected by external means or
|
2020-07-16 04:30:12 +03:00
|
|
|
* is guaranteed not to be accessed from multiple threads.
|
2017-12-06 17:26:21 +03:00
|
|
|
* Don't use any locking mechanisms.
|
2012-11-20 18:20:30 +04:00
|
|
|
* @lock: Optional lock callback (overrides regmap's default lock
|
|
|
|
* function, based on spinlock or mutex).
|
|
|
|
* @unlock: As above for unlocking.
|
|
|
|
* @lock_arg: this field is passed as the only argument of lock/unlock
|
|
|
|
* functions (ignored in case regular lock/unlock functions
|
|
|
|
* are not overridden).
|
2013-01-27 22:49:05 +04:00
|
|
|
* @reg_read: Optional callback that if filled will be used to perform
|
|
|
|
* all the reads from the registers. Should only be provided for
|
2014-01-09 18:13:41 +04:00
|
|
|
* devices whose read operation cannot be represented as a simple
|
|
|
|
* read operation on a bus such as SPI, I2C, etc. Most of the
|
|
|
|
* devices do not need this.
|
2013-01-27 22:49:05 +04:00
|
|
|
* @reg_write: Same as above for writing.
|
2021-11-04 18:00:40 +03:00
|
|
|
* @reg_update_bits: Optional callback that if filled will be used to perform
|
|
|
|
* all the update_bits(rmw) operation. Should only be provided
|
|
|
|
* if the function require special handling with lock and reg
|
|
|
|
* handling and the operation cannot be represented as a simple
|
|
|
|
* update_bits operation on a bus such as SPI, I2C, etc.
|
2013-01-27 22:49:05 +04:00
|
|
|
* @fast_io: Register IO is fast. Use a spinlock instead of a mutex
|
|
|
|
* to perform locking. This field is ignored if custom lock/unlock
|
|
|
|
* functions are used (see fields lock/unlock of struct regmap_config).
|
|
|
|
* This field is a duplicate of a similar file in
|
|
|
|
* 'struct regmap_bus' and serves exact same purpose.
|
|
|
|
* Use it only for "no-bus" cases.
|
2016-01-20 04:14:39 +03:00
|
|
|
* @max_register: Optional, specifies the maximum valid register address.
|
2012-11-20 18:20:30 +04:00
|
|
|
* @wr_table: Optional, points to a struct regmap_access_table specifying
|
|
|
|
* valid ranges for write access.
|
|
|
|
* @rd_table: As above, for read access.
|
|
|
|
* @volatile_table: As above, for volatile registers.
|
|
|
|
* @precious_table: As above, for precious registers.
|
2018-10-19 12:33:50 +03:00
|
|
|
* @wr_noinc_table: As above, for no increment writeable registers.
|
2018-08-07 17:52:17 +03:00
|
|
|
* @rd_noinc_table: As above, for no increment readable registers.
|
2011-08-19 13:09:38 +04:00
|
|
|
* @reg_defaults: Power on reset values for registers (for use with
|
|
|
|
* register cache support).
|
|
|
|
* @num_reg_defaults: Number of elements in reg_defaults.
|
2011-09-05 22:46:32 +04:00
|
|
|
*
|
2016-09-15 23:56:10 +03:00
|
|
|
* @read_flag_mask: Mask to be set in the top bytes of the register when doing
|
2011-09-05 22:46:32 +04:00
|
|
|
* a read.
|
2016-09-15 23:56:10 +03:00
|
|
|
* @write_flag_mask: Mask to be set in the top bytes of the register when doing
|
2011-09-05 22:46:32 +04:00
|
|
|
* a write. If both read_flag_mask and write_flag_mask are
|
2018-01-08 02:19:09 +03:00
|
|
|
* empty and zero_flag_mask is not set the regmap_bus default
|
|
|
|
* masks are used.
|
|
|
|
* @zero_flag_mask: If set, read_flag_mask and write_flag_mask are used even
|
|
|
|
* if they are both empty.
|
2020-10-14 23:30:24 +03:00
|
|
|
* @use_relaxed_mmio: If set, MMIO R/W operations will not use memory barriers.
|
|
|
|
* This can avoid load on devices which don't require strict
|
|
|
|
* orderings, but drivers should carefully add any explicit
|
|
|
|
* memory barriers when they may require them.
|
2018-09-01 19:50:41 +03:00
|
|
|
* @use_single_read: If set, converts the bulk read operation into a series of
|
|
|
|
* single read operations. This is useful for a device that
|
|
|
|
* does not support bulk read.
|
|
|
|
* @use_single_write: If set, converts the bulk write operation into a series of
|
|
|
|
* single write operations. This is useful for a device that
|
|
|
|
* does not support bulk write.
|
2014-03-04 17:54:02 +04:00
|
|
|
* @can_multi_write: If set, the device supports the multi write mode of bulk
|
|
|
|
* write operations, if clear multi write requests will be
|
|
|
|
* split into individual write operations
|
2011-09-19 17:34:00 +04:00
|
|
|
*
|
|
|
|
* @cache_type: The actual cache type.
|
|
|
|
* @reg_defaults_raw: Power on reset values for registers (for use with
|
|
|
|
* register cache support).
|
|
|
|
* @num_reg_defaults_raw: Number of elements in reg_defaults_raw.
|
2012-05-24 20:47:26 +04:00
|
|
|
* @reg_format_endian: Endianness for formatted register addresses. If this is
|
|
|
|
* DEFAULT, the @reg_format_endian_default value from the
|
|
|
|
* regmap bus is used.
|
|
|
|
* @val_format_endian: Endianness for formatted register values. If this is
|
|
|
|
* DEFAULT, the @reg_format_endian_default value from the
|
|
|
|
* regmap bus is used.
|
2012-06-15 14:23:56 +04:00
|
|
|
*
|
|
|
|
* @ranges: Array of configuration entries for virtual address ranges.
|
|
|
|
* @num_ranges: Number of range configuration entries.
|
2017-12-25 09:37:09 +03:00
|
|
|
* @use_hwlock: Indicate if a hardware spinlock should be used.
|
2021-08-25 23:50:40 +03:00
|
|
|
* @use_raw_spinlock: Indicate if a raw spinlock should be used.
|
2017-11-01 05:11:55 +03:00
|
|
|
* @hwlock_id: Specify the hardware spinlock id.
|
|
|
|
* @hwlock_mode: The hardware spinlock mode, should be HWLOCK_IRQSTATE,
|
|
|
|
* HWLOCK_IRQ or 0.
|
2020-09-02 17:18:43 +03:00
|
|
|
* @can_sleep: Optional, specifies whether regmap operations can sleep.
|
2011-07-21 01:28:58 +04:00
|
|
|
*/
|
2011-05-11 21:59:58 +04:00
|
|
|
struct regmap_config {
|
2012-04-05 01:48:29 +04:00
|
|
|
const char *name;
|
|
|
|
|
2011-05-11 21:59:58 +04:00
|
|
|
int reg_bits;
|
2012-04-09 23:40:24 +04:00
|
|
|
int reg_stride;
|
2012-01-18 14:52:25 +04:00
|
|
|
int pad_bits;
|
2011-05-11 21:59:58 +04:00
|
|
|
int val_bits;
|
2011-07-21 01:33:39 +04:00
|
|
|
|
|
|
|
bool (*writeable_reg)(struct device *dev, unsigned int reg);
|
|
|
|
bool (*readable_reg)(struct device *dev, unsigned int reg);
|
|
|
|
bool (*volatile_reg)(struct device *dev, unsigned int reg);
|
2011-08-08 10:40:22 +04:00
|
|
|
bool (*precious_reg)(struct device *dev, unsigned int reg);
|
2018-10-19 12:33:50 +03:00
|
|
|
bool (*writeable_noinc_reg)(struct device *dev, unsigned int reg);
|
2018-08-07 17:52:17 +03:00
|
|
|
bool (*readable_noinc_reg)(struct device *dev, unsigned int reg);
|
2017-12-06 17:26:21 +03:00
|
|
|
|
|
|
|
bool disable_locking;
|
2012-10-16 17:56:59 +04:00
|
|
|
regmap_lock lock;
|
|
|
|
regmap_unlock unlock;
|
|
|
|
void *lock_arg;
|
2011-08-19 13:09:38 +04:00
|
|
|
|
2013-01-27 22:49:05 +04:00
|
|
|
int (*reg_read)(void *context, unsigned int reg, unsigned int *val);
|
|
|
|
int (*reg_write)(void *context, unsigned int reg, unsigned int val);
|
2021-11-04 18:00:40 +03:00
|
|
|
int (*reg_update_bits)(void *context, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val);
|
2013-01-27 22:49:05 +04:00
|
|
|
|
|
|
|
bool fast_io;
|
|
|
|
|
2011-08-19 13:09:38 +04:00
|
|
|
unsigned int max_register;
|
2012-11-20 18:20:30 +04:00
|
|
|
const struct regmap_access_table *wr_table;
|
|
|
|
const struct regmap_access_table *rd_table;
|
|
|
|
const struct regmap_access_table *volatile_table;
|
|
|
|
const struct regmap_access_table *precious_table;
|
2018-10-19 12:33:50 +03:00
|
|
|
const struct regmap_access_table *wr_noinc_table;
|
2018-08-07 17:52:17 +03:00
|
|
|
const struct regmap_access_table *rd_noinc_table;
|
2011-11-16 19:28:17 +04:00
|
|
|
const struct reg_default *reg_defaults;
|
2011-09-19 17:34:00 +04:00
|
|
|
unsigned int num_reg_defaults;
|
|
|
|
enum regcache_type cache_type;
|
|
|
|
const void *reg_defaults_raw;
|
|
|
|
unsigned int num_reg_defaults_raw;
|
2011-09-05 22:46:32 +04:00
|
|
|
|
2016-09-15 23:56:10 +03:00
|
|
|
unsigned long read_flag_mask;
|
|
|
|
unsigned long write_flag_mask;
|
2018-01-08 02:19:09 +03:00
|
|
|
bool zero_flag_mask;
|
2012-05-01 02:23:40 +04:00
|
|
|
|
2018-09-01 19:50:41 +03:00
|
|
|
bool use_single_read;
|
|
|
|
bool use_single_write;
|
2020-10-14 23:30:24 +03:00
|
|
|
bool use_relaxed_mmio;
|
2014-03-04 17:54:02 +04:00
|
|
|
bool can_multi_write;
|
2012-05-24 20:47:26 +04:00
|
|
|
|
|
|
|
enum regmap_endian reg_format_endian;
|
|
|
|
enum regmap_endian val_format_endian;
|
2012-07-22 22:26:07 +04:00
|
|
|
|
2012-06-15 14:23:56 +04:00
|
|
|
const struct regmap_range_cfg *ranges;
|
2012-10-02 23:17:15 +04:00
|
|
|
unsigned int num_ranges;
|
2017-11-01 05:11:55 +03:00
|
|
|
|
2017-12-25 09:37:09 +03:00
|
|
|
bool use_hwlock;
|
2021-08-25 23:50:40 +03:00
|
|
|
bool use_raw_spinlock;
|
2017-11-01 05:11:55 +03:00
|
|
|
unsigned int hwlock_id;
|
|
|
|
unsigned int hwlock_mode;
|
2020-09-02 17:18:43 +03:00
|
|
|
|
|
|
|
bool can_sleep;
|
2012-06-15 14:23:56 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_range_cfg - Configuration for indirectly accessed or paged
|
|
|
|
* registers.
|
2012-06-15 14:23:56 +04:00
|
|
|
*
|
2012-10-03 15:40:47 +04:00
|
|
|
* @name: Descriptive name for diagnostics
|
|
|
|
*
|
2012-06-15 14:23:56 +04:00
|
|
|
* @range_min: Address of the lowest register address in virtual range.
|
|
|
|
* @range_max: Address of the highest register in virtual range.
|
|
|
|
*
|
2017-01-12 14:17:39 +03:00
|
|
|
* @selector_reg: Register with selector field.
|
2020-02-19 17:09:06 +03:00
|
|
|
* @selector_mask: Bit mask for selector value.
|
|
|
|
* @selector_shift: Bit shift for selector value.
|
2012-06-15 14:23:56 +04:00
|
|
|
*
|
|
|
|
* @window_start: Address of first (lowest) register in data window.
|
|
|
|
* @window_len: Number of registers in data window.
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
|
|
|
* Registers, mapped to this virtual range, are accessed in two steps:
|
|
|
|
* 1. page selector register update;
|
|
|
|
* 2. access through data window registers.
|
2012-06-15 14:23:56 +04:00
|
|
|
*/
|
|
|
|
struct regmap_range_cfg {
|
2012-10-03 15:40:47 +04:00
|
|
|
const char *name;
|
|
|
|
|
2012-06-15 14:23:56 +04:00
|
|
|
/* Registers of virtual address range */
|
|
|
|
unsigned int range_min;
|
|
|
|
unsigned int range_max;
|
|
|
|
|
|
|
|
/* Page selector for indirect addressing */
|
|
|
|
unsigned int selector_reg;
|
|
|
|
unsigned int selector_mask;
|
|
|
|
int selector_shift;
|
|
|
|
|
|
|
|
/* Data window (per each page) */
|
|
|
|
unsigned int window_start;
|
|
|
|
unsigned int window_len;
|
2011-05-11 21:59:58 +04:00
|
|
|
};
|
|
|
|
|
2013-01-27 18:07:38 +04:00
|
|
|
struct regmap_async;
|
|
|
|
|
2012-04-05 01:48:30 +04:00
|
|
|
typedef int (*regmap_hw_write)(void *context, const void *data,
|
2011-05-11 21:59:58 +04:00
|
|
|
size_t count);
|
2012-04-05 01:48:30 +04:00
|
|
|
typedef int (*regmap_hw_gather_write)(void *context,
|
2011-05-11 21:59:58 +04:00
|
|
|
const void *reg, size_t reg_len,
|
|
|
|
const void *val, size_t val_len);
|
2013-01-27 18:07:38 +04:00
|
|
|
typedef int (*regmap_hw_async_write)(void *context,
|
|
|
|
const void *reg, size_t reg_len,
|
|
|
|
const void *val, size_t val_len,
|
|
|
|
struct regmap_async *async);
|
2012-04-05 01:48:30 +04:00
|
|
|
typedef int (*regmap_hw_read)(void *context,
|
2011-05-11 21:59:58 +04:00
|
|
|
const void *reg_buf, size_t reg_size,
|
|
|
|
void *val_buf, size_t val_size);
|
2014-04-17 13:40:11 +04:00
|
|
|
typedef int (*regmap_hw_reg_read)(void *context, unsigned int reg,
|
|
|
|
unsigned int *val);
|
|
|
|
typedef int (*regmap_hw_reg_write)(void *context, unsigned int reg,
|
|
|
|
unsigned int val);
|
2015-10-01 19:38:07 +03:00
|
|
|
typedef int (*regmap_hw_reg_update_bits)(void *context, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val);
|
2013-01-27 18:07:38 +04:00
|
|
|
typedef struct regmap_async *(*regmap_hw_async_alloc)(void);
|
2012-04-05 01:48:30 +04:00
|
|
|
typedef void (*regmap_hw_free_context)(void *context);
|
2011-05-11 21:59:58 +04:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_bus - Description of a hardware bus for the register map
|
|
|
|
* infrastructure.
|
2011-05-11 21:59:58 +04:00
|
|
|
*
|
2012-04-05 01:48:28 +04:00
|
|
|
* @fast_io: Register IO is fast. Use a spinlock instead of a mutex
|
2012-10-16 17:56:59 +04:00
|
|
|
* to perform locking. This field is ignored if custom lock/unlock
|
|
|
|
* functions are used (see fields lock/unlock of
|
|
|
|
* struct regmap_config).
|
2011-05-11 21:59:58 +04:00
|
|
|
* @write: Write operation.
|
|
|
|
* @gather_write: Write operation with split register/value, return -ENOTSUPP
|
|
|
|
* if not implemented on a given device.
|
2013-01-27 18:07:38 +04:00
|
|
|
* @async_write: Write operation which completes asynchronously, optional and
|
|
|
|
* must serialise with respect to non-async I/O.
|
2015-08-21 11:26:40 +03:00
|
|
|
* @reg_write: Write a single register value to the given register address. This
|
|
|
|
* write operation has to complete when returning from the function.
|
2017-01-12 14:17:39 +03:00
|
|
|
* @reg_update_bits: Update bits operation to be used against volatile
|
|
|
|
* registers, intended for devices supporting some mechanism
|
|
|
|
* for setting clearing bits without having to
|
|
|
|
* read/modify/write.
|
2011-05-11 21:59:58 +04:00
|
|
|
* @read: Read operation. Data is returned in the buffer used to transmit
|
|
|
|
* data.
|
2015-08-21 11:26:40 +03:00
|
|
|
* @reg_read: Read a single register value from a given register address.
|
|
|
|
* @free_context: Free context.
|
2013-01-27 18:07:38 +04:00
|
|
|
* @async_alloc: Allocate a regmap_async() structure.
|
2011-05-11 21:59:58 +04:00
|
|
|
* @read_flag_mask: Mask to be set in the top byte of the register when doing
|
|
|
|
* a read.
|
2012-05-24 20:47:26 +04:00
|
|
|
* @reg_format_endian_default: Default endianness for formatted register
|
|
|
|
* addresses. Used when the regmap_config specifies DEFAULT. If this is
|
|
|
|
* DEFAULT, BIG is assumed.
|
|
|
|
* @val_format_endian_default: Default endianness for formatted register
|
|
|
|
* values. Used when the regmap_config specifies DEFAULT. If this is
|
|
|
|
* DEFAULT, BIG is assumed.
|
2015-08-30 10:33:53 +03:00
|
|
|
* @max_raw_read: Max raw read size that can be used on the bus.
|
|
|
|
* @max_raw_write: Max raw write size that can be used on the bus.
|
2021-05-12 16:52:22 +03:00
|
|
|
* @free_on_exit: kfree this on exit of regmap
|
2011-05-11 21:59:58 +04:00
|
|
|
*/
|
|
|
|
struct regmap_bus {
|
2012-04-05 01:48:28 +04:00
|
|
|
bool fast_io;
|
2011-05-11 21:59:58 +04:00
|
|
|
regmap_hw_write write;
|
|
|
|
regmap_hw_gather_write gather_write;
|
2013-01-27 18:07:38 +04:00
|
|
|
regmap_hw_async_write async_write;
|
2014-04-17 13:40:11 +04:00
|
|
|
regmap_hw_reg_write reg_write;
|
2015-10-01 19:38:07 +03:00
|
|
|
regmap_hw_reg_update_bits reg_update_bits;
|
2011-05-11 21:59:58 +04:00
|
|
|
regmap_hw_read read;
|
2014-04-17 13:40:11 +04:00
|
|
|
regmap_hw_reg_read reg_read;
|
2012-04-05 01:48:30 +04:00
|
|
|
regmap_hw_free_context free_context;
|
2013-01-27 18:07:38 +04:00
|
|
|
regmap_hw_async_alloc async_alloc;
|
2011-05-11 21:59:58 +04:00
|
|
|
u8 read_flag_mask;
|
2012-05-24 20:47:26 +04:00
|
|
|
enum regmap_endian reg_format_endian_default;
|
|
|
|
enum regmap_endian val_format_endian_default;
|
2015-08-30 10:33:53 +03:00
|
|
|
size_t max_raw_read;
|
|
|
|
size_t max_raw_write;
|
2021-05-12 16:52:22 +03:00
|
|
|
bool free_on_exit;
|
2011-05-11 21:59:58 +04:00
|
|
|
};
|
|
|
|
|
2015-07-08 09:30:18 +03:00
|
|
|
/*
|
|
|
|
* __regmap_init functions.
|
|
|
|
*
|
|
|
|
* These functions take a lock key and name parameter, and should not be called
|
|
|
|
* directly. Instead, use the regmap_init macros that generate a key and name
|
|
|
|
* for each call.
|
|
|
|
*/
|
|
|
|
struct regmap *__regmap_init(struct device *dev,
|
|
|
|
const struct regmap_bus *bus,
|
|
|
|
void *bus_context,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__regmap_init_i2c(struct i2c_client *i2c,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2021-05-17 22:28:03 +03:00
|
|
|
struct regmap *__regmap_init_mdio(struct mdio_device *mdio_dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2018-07-16 18:47:48 +03:00
|
|
|
struct regmap *__regmap_init_sccb(struct i2c_client *i2c,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2017-12-12 02:43:02 +03:00
|
|
|
struct regmap *__regmap_init_slimbus(struct slim_device *slimbus,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
struct regmap *__regmap_init_spi(struct spi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__regmap_init_spmi_base(struct spmi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__regmap_init_spmi_ext(struct spmi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2017-06-02 10:06:27 +03:00
|
|
|
struct regmap *__regmap_init_w1(struct device *w1_dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
struct regmap *__regmap_init_mmio_clk(struct device *dev, const char *clk_id,
|
|
|
|
void __iomem *regs,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__regmap_init_ac97(struct snd_ac97 *ac97,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2018-01-08 13:20:59 +03:00
|
|
|
struct regmap *__regmap_init_sdw(struct sdw_slave *sdw,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2020-11-03 20:22:23 +03:00
|
|
|
struct regmap *__regmap_init_sdw_mbq(struct sdw_slave *sdw,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2020-08-19 10:34:56 +03:00
|
|
|
struct regmap *__regmap_init_spi_avmm(struct spi_device *spi,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
|
|
|
|
struct regmap *__devm_regmap_init(struct device *dev,
|
|
|
|
const struct regmap_bus *bus,
|
|
|
|
void *bus_context,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__devm_regmap_init_i2c(struct i2c_client *i2c,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2021-05-17 22:28:03 +03:00
|
|
|
struct regmap *__devm_regmap_init_mdio(struct mdio_device *mdio_dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2018-07-16 18:47:48 +03:00
|
|
|
struct regmap *__devm_regmap_init_sccb(struct i2c_client *i2c,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
struct regmap *__devm_regmap_init_spi(struct spi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__devm_regmap_init_spmi_base(struct spmi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__devm_regmap_init_spmi_ext(struct spmi_device *dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2017-06-02 10:06:27 +03:00
|
|
|
struct regmap *__devm_regmap_init_w1(struct device *w1_dev,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
struct regmap *__devm_regmap_init_mmio_clk(struct device *dev,
|
|
|
|
const char *clk_id,
|
|
|
|
void __iomem *regs,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
|
|
|
struct regmap *__devm_regmap_init_ac97(struct snd_ac97 *ac97,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2018-01-08 13:20:59 +03:00
|
|
|
struct regmap *__devm_regmap_init_sdw(struct sdw_slave *sdw,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2020-11-03 20:22:23 +03:00
|
|
|
struct regmap *__devm_regmap_init_sdw_mbq(struct sdw_slave *sdw,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2018-05-25 16:50:36 +03:00
|
|
|
struct regmap *__devm_regmap_init_slimbus(struct slim_device *slimbus,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2019-06-06 18:12:02 +03:00
|
|
|
struct regmap *__devm_regmap_init_i3c(struct i3c_device *i3c,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2020-08-19 10:34:56 +03:00
|
|
|
struct regmap *__devm_regmap_init_spi_avmm(struct spi_device *spi,
|
|
|
|
const struct regmap_config *config,
|
|
|
|
struct lock_class_key *lock_key,
|
|
|
|
const char *lock_name);
|
2015-07-08 09:30:18 +03:00
|
|
|
/*
|
|
|
|
* Wrapper for regmap_init macros to include a unique lockdep key and name
|
|
|
|
* for each call. No-op if CONFIG_LOCKDEP is not set.
|
|
|
|
*
|
|
|
|
* @fn: Real function to call (in the form __[*_]regmap_init[_*])
|
|
|
|
* @name: Config variable name (#config in the calling macro)
|
|
|
|
**/
|
|
|
|
#ifdef CONFIG_LOCKDEP
|
|
|
|
#define __regmap_lockdep_wrapper(fn, name, ...) \
|
|
|
|
( \
|
|
|
|
({ \
|
|
|
|
static struct lock_class_key _key; \
|
|
|
|
fn(__VA_ARGS__, &_key, \
|
|
|
|
KBUILD_BASENAME ":" \
|
|
|
|
__stringify(__LINE__) ":" \
|
|
|
|
"(" name ")->lock"); \
|
|
|
|
}) \
|
|
|
|
)
|
|
|
|
#else
|
|
|
|
#define __regmap_lockdep_wrapper(fn, name, ...) fn(__VA_ARGS__, NULL, NULL)
|
|
|
|
#endif
|
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init() - Initialise register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
|
|
|
* @bus: Bus-specific callbacks to use with device
|
|
|
|
* @bus_context: Data passed to bus-specific callbacks
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap. This function should generally not be called
|
|
|
|
* directly, it should be called by bus-specific init functions.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init(dev, bus, bus_context, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init, #config, \
|
|
|
|
dev, bus, bus_context, config)
|
2014-02-10 19:22:33 +04:00
|
|
|
int regmap_attach_dev(struct device *dev, struct regmap *map,
|
2015-07-08 09:30:18 +03:00
|
|
|
const struct regmap_config *config);
|
2014-11-18 21:45:51 +03:00
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_i2c() - Initialise register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @i2c: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_i2c(i2c, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_i2c, #config, \
|
|
|
|
i2c, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
2021-05-17 22:28:03 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_mdio() - Initialise register map
|
|
|
|
*
|
|
|
|
* @mdio_dev: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_mdio(mdio_dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_mdio, #config, \
|
|
|
|
mdio_dev, config)
|
|
|
|
|
2018-07-16 18:47:48 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_sccb() - Initialise register map
|
|
|
|
*
|
|
|
|
* @i2c: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_sccb(i2c, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_sccb, #config, \
|
|
|
|
i2c, config)
|
|
|
|
|
2017-12-12 02:43:02 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_slimbus() - Initialise register map
|
|
|
|
*
|
|
|
|
* @slimbus: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_slimbus(slimbus, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_slimbus, #config, \
|
|
|
|
slimbus, config)
|
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_spi() - Initialise register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
2017-01-12 14:17:39 +03:00
|
|
|
* @dev: Device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_spi(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_spi, #config, \
|
|
|
|
dev, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_spmi_base() - Create regmap for the Base register space
|
|
|
|
*
|
|
|
|
* @dev: SPMI device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_spmi_base(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_spmi_base, #config, \
|
|
|
|
dev, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_spmi_ext() - Create regmap for Ext register space
|
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_spmi_ext(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_spmi_ext, #config, \
|
|
|
|
dev, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
2017-06-02 10:06:27 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_w1() - Initialise register map
|
|
|
|
*
|
|
|
|
* @w1_dev: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_w1(w1_dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_w1, #config, \
|
|
|
|
w1_dev, config)
|
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_mmio_clk() - Initialise register map with register clock
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
|
|
|
* @clk_id: register clock consumer ID
|
|
|
|
* @regs: Pointer to memory-mapped IO region
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_mmio_clk(dev, clk_id, regs, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_mmio_clk, #config, \
|
|
|
|
dev, clk_id, regs, config)
|
2013-02-14 20:39:08 +04:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_mmio() - Initialise register map
|
2013-02-14 20:39:08 +04:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
|
|
|
* @regs: Pointer to memory-mapped IO region
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-08-11 13:04:21 +03:00
|
|
|
#define regmap_init_mmio(dev, regs, config) \
|
|
|
|
regmap_init_mmio_clk(dev, NULL, regs, config)
|
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* regmap_init_ac97() - Initialise AC'97 register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @ac97: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define regmap_init_ac97(ac97, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_ac97, #config, \
|
|
|
|
ac97, config)
|
2014-11-18 21:45:51 +03:00
|
|
|
bool regmap_ac97_default_volatile(struct device *dev, unsigned int reg);
|
2013-02-14 20:39:08 +04:00
|
|
|
|
2018-01-08 13:20:59 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_sdw() - Initialise register map
|
|
|
|
*
|
|
|
|
* @sdw: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_sdw(sdw, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_sdw, #config, \
|
|
|
|
sdw, config)
|
|
|
|
|
2020-11-03 20:22:23 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_sdw_mbq() - Initialise register map
|
|
|
|
*
|
|
|
|
* @sdw: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer to
|
|
|
|
* a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_sdw_mbq(sdw, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_sdw_mbq, #config, \
|
|
|
|
sdw, config)
|
|
|
|
|
2020-08-19 10:34:56 +03:00
|
|
|
/**
|
|
|
|
* regmap_init_spi_avmm() - Initialize register map for Intel SPI Slave
|
|
|
|
* to AVMM Bus Bridge
|
|
|
|
*
|
|
|
|
* @spi: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap.
|
|
|
|
*/
|
|
|
|
#define regmap_init_spi_avmm(spi, config) \
|
|
|
|
__regmap_lockdep_wrapper(__regmap_init_spi_avmm, #config, \
|
|
|
|
spi, config)
|
2018-01-08 13:20:59 +03:00
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init() - Initialise managed register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
|
|
|
* @bus: Bus-specific callbacks to use with device
|
|
|
|
* @bus_context: Data passed to bus-specific callbacks
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. This function should generally not be called
|
|
|
|
* directly, it should be called by bus-specific init functions. The
|
|
|
|
* map will be automatically freed by the device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init(dev, bus, bus_context, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init, #config, \
|
|
|
|
dev, bus, bus_context, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_i2c() - Initialise managed register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @i2c: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init_i2c(i2c, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_i2c, #config, \
|
|
|
|
i2c, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
2021-05-17 22:28:03 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_mdio() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @mdio_dev: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_mdio(mdio_dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_mdio, #config, \
|
|
|
|
mdio_dev, config)
|
|
|
|
|
2018-07-16 18:47:48 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_sccb() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @i2c: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_sccb(i2c, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_sccb, #config, \
|
|
|
|
i2c, config)
|
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_spi() - Initialise register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
2017-01-12 14:17:39 +03:00
|
|
|
* @dev: Device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The map will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init_spi(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_spi, #config, \
|
|
|
|
dev, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_spmi_base() - Create managed regmap for Base register space
|
|
|
|
*
|
|
|
|
* @dev: SPMI device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init_spmi_base(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_spmi_base, #config, \
|
|
|
|
dev, config)
|
2015-08-11 13:04:21 +03:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_spmi_ext() - Create managed regmap for Ext register space
|
|
|
|
*
|
|
|
|
* @dev: SPMI device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init_spmi_ext(dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_spmi_ext, #config, \
|
|
|
|
dev, config)
|
|
|
|
|
2017-06-02 10:06:27 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_w1() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @w1_dev: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_w1(w1_dev, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_w1, #config, \
|
|
|
|
w1_dev, config)
|
2013-02-14 20:39:08 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_mmio_clk() - Initialise managed register map with clock
|
2013-02-14 20:39:08 +04:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
2015-08-11 13:04:21 +03:00
|
|
|
* @clk_id: register clock consumer ID
|
2013-02-14 20:39:08 +04:00
|
|
|
* @regs: Pointer to memory-mapped IO region
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
2015-08-11 13:04:21 +03:00
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
2013-02-14 20:39:08 +04:00
|
|
|
*/
|
2015-08-11 13:04:21 +03:00
|
|
|
#define devm_regmap_init_mmio_clk(dev, clk_id, regs, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_mmio_clk, #config, \
|
|
|
|
dev, clk_id, regs, config)
|
2013-02-14 20:39:08 +04:00
|
|
|
|
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_mmio() - Initialise managed register map
|
2013-02-14 20:39:08 +04:00
|
|
|
*
|
|
|
|
* @dev: Device that will be interacted with
|
|
|
|
* @regs: Pointer to memory-mapped IO region
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
2015-07-08 09:30:18 +03:00
|
|
|
#define devm_regmap_init_mmio(dev, regs, config) \
|
|
|
|
devm_regmap_init_mmio_clk(dev, NULL, regs, config)
|
2012-01-30 23:56:52 +04:00
|
|
|
|
2015-08-11 13:04:21 +03:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* devm_regmap_init_ac97() - Initialise AC'97 register map
|
2015-08-11 13:04:21 +03:00
|
|
|
*
|
|
|
|
* @ac97: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_ac97(ac97, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_ac97, #config, \
|
|
|
|
ac97, config)
|
2012-01-30 23:56:52 +04:00
|
|
|
|
2018-01-08 13:20:59 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_sdw() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @sdw: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_sdw(sdw, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_sdw, #config, \
|
|
|
|
sdw, config)
|
|
|
|
|
2020-11-03 20:22:23 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_sdw_mbq() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @sdw: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_sdw_mbq(sdw, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_sdw_mbq, #config, \
|
|
|
|
sdw, config)
|
|
|
|
|
2018-05-25 16:50:36 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_slimbus() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @slimbus: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_slimbus(slimbus, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_slimbus, #config, \
|
|
|
|
slimbus, config)
|
2019-06-06 18:12:02 +03:00
|
|
|
|
|
|
|
/**
|
|
|
|
* devm_regmap_init_i3c() - Initialise managed register map
|
|
|
|
*
|
|
|
|
* @i3c: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The regmap will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_i3c(i3c, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_i3c, #config, \
|
|
|
|
i3c, config)
|
|
|
|
|
2020-08-19 10:34:56 +03:00
|
|
|
/**
|
|
|
|
* devm_regmap_init_spi_avmm() - Initialize register map for Intel SPI Slave
|
|
|
|
* to AVMM Bus Bridge
|
|
|
|
*
|
|
|
|
* @spi: Device that will be interacted with
|
|
|
|
* @config: Configuration for register map
|
|
|
|
*
|
|
|
|
* The return value will be an ERR_PTR() on error or a valid pointer
|
|
|
|
* to a struct regmap. The map will be automatically freed by the
|
|
|
|
* device management code.
|
|
|
|
*/
|
|
|
|
#define devm_regmap_init_spi_avmm(spi, config) \
|
|
|
|
__regmap_lockdep_wrapper(__devm_regmap_init_spi_avmm, #config, \
|
|
|
|
spi, config)
|
|
|
|
|
2018-02-21 12:20:25 +03:00
|
|
|
int regmap_mmio_attach_clk(struct regmap *map, struct clk *clk);
|
|
|
|
void regmap_mmio_detach_clk(struct regmap *map);
|
2011-05-11 21:59:58 +04:00
|
|
|
void regmap_exit(struct regmap *map);
|
2011-12-03 21:06:20 +04:00
|
|
|
int regmap_reinit_cache(struct regmap *map,
|
|
|
|
const struct regmap_config *config);
|
2012-05-08 20:44:40 +04:00
|
|
|
struct regmap *dev_get_regmap(struct device *dev, const char *name);
|
2014-07-21 19:38:47 +04:00
|
|
|
struct device *regmap_get_device(struct regmap *map);
|
2011-05-11 21:59:58 +04:00
|
|
|
int regmap_write(struct regmap *map, unsigned int reg, unsigned int val);
|
2013-10-09 16:30:10 +04:00
|
|
|
int regmap_write_async(struct regmap *map, unsigned int reg, unsigned int val);
|
2011-05-11 21:59:58 +04:00
|
|
|
int regmap_raw_write(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len);
|
2018-10-19 12:33:50 +03:00
|
|
|
int regmap_noinc_write(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len);
|
2012-02-12 18:19:43 +04:00
|
|
|
int regmap_bulk_write(struct regmap *map, unsigned int reg, const void *val,
|
|
|
|
size_t val_count);
|
2015-07-16 18:36:21 +03:00
|
|
|
int regmap_multi_reg_write(struct regmap *map, const struct reg_sequence *regs,
|
2013-10-11 18:31:11 +04:00
|
|
|
int num_regs);
|
2014-02-25 17:45:50 +04:00
|
|
|
int regmap_multi_reg_write_bypassed(struct regmap *map,
|
2015-07-16 18:36:21 +03:00
|
|
|
const struct reg_sequence *regs,
|
2014-02-25 17:45:50 +04:00
|
|
|
int num_regs);
|
2013-01-27 18:07:38 +04:00
|
|
|
int regmap_raw_write_async(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len);
|
2011-05-11 21:59:58 +04:00
|
|
|
int regmap_read(struct regmap *map, unsigned int reg, unsigned int *val);
|
|
|
|
int regmap_raw_read(struct regmap *map, unsigned int reg,
|
|
|
|
void *val, size_t val_len);
|
2018-08-07 17:52:17 +03:00
|
|
|
int regmap_noinc_read(struct regmap *map, unsigned int reg,
|
|
|
|
void *val, size_t val_len);
|
2011-05-11 21:59:58 +04:00
|
|
|
int regmap_bulk_read(struct regmap *map, unsigned int reg, void *val,
|
|
|
|
size_t val_count);
|
2016-02-15 08:22:18 +03:00
|
|
|
int regmap_update_bits_base(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force);
|
2020-06-15 10:23:13 +03:00
|
|
|
|
|
|
|
static inline int regmap_update_bits(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, mask, val, NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_update_bits_async(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, mask, val, NULL, true, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_update_bits_check(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, mask, val,
|
|
|
|
change, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_update_bits_check_async(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, mask, val,
|
|
|
|
change, true, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_write_bits(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, mask, val, NULL, false, true);
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:20:14 +04:00
|
|
|
int regmap_get_val_bytes(struct regmap *map);
|
2015-05-21 19:42:43 +03:00
|
|
|
int regmap_get_max_register(struct regmap *map);
|
2015-05-21 19:42:54 +03:00
|
|
|
int regmap_get_reg_stride(struct regmap *map);
|
2013-01-27 18:07:38 +04:00
|
|
|
int regmap_async_complete(struct regmap *map);
|
2013-03-27 01:24:20 +04:00
|
|
|
bool regmap_can_raw_write(struct regmap *map);
|
2015-08-30 10:33:54 +03:00
|
|
|
size_t regmap_get_raw_read_max(struct regmap *map);
|
|
|
|
size_t regmap_get_raw_write_max(struct regmap *map);
|
2011-05-11 21:59:58 +04:00
|
|
|
|
2011-09-19 21:21:49 +04:00
|
|
|
int regcache_sync(struct regmap *map);
|
2012-02-24 00:53:37 +04:00
|
|
|
int regcache_sync_region(struct regmap *map, unsigned int min,
|
|
|
|
unsigned int max);
|
2013-05-08 16:55:22 +04:00
|
|
|
int regcache_drop_region(struct regmap *map, unsigned int min,
|
|
|
|
unsigned int max);
|
2011-09-19 21:22:14 +04:00
|
|
|
void regcache_cache_only(struct regmap *map, bool enable);
|
2011-09-29 17:36:27 +04:00
|
|
|
void regcache_cache_bypass(struct regmap *map, bool enable);
|
2011-10-26 12:34:22 +04:00
|
|
|
void regcache_mark_dirty(struct regmap *map);
|
2011-09-19 21:22:14 +04:00
|
|
|
|
2013-05-08 16:55:23 +04:00
|
|
|
bool regmap_check_range_table(struct regmap *map, unsigned int reg,
|
|
|
|
const struct regmap_access_table *table);
|
|
|
|
|
2015-07-16 18:36:21 +03:00
|
|
|
int regmap_register_patch(struct regmap *map, const struct reg_sequence *regs,
|
2012-01-21 16:01:14 +04:00
|
|
|
int num_regs);
|
2014-02-19 14:44:13 +04:00
|
|
|
int regmap_parse_val(struct regmap *map, const void *buf,
|
|
|
|
unsigned int *val);
|
2012-01-21 16:01:14 +04:00
|
|
|
|
2012-11-20 18:20:30 +04:00
|
|
|
static inline bool regmap_reg_in_range(unsigned int reg,
|
|
|
|
const struct regmap_range *range)
|
|
|
|
{
|
|
|
|
return reg >= range->range_min && reg <= range->range_max;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool regmap_reg_in_ranges(unsigned int reg,
|
|
|
|
const struct regmap_range *ranges,
|
|
|
|
unsigned int nranges);
|
|
|
|
|
2020-05-28 18:45:02 +03:00
|
|
|
static inline int regmap_set_bits(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int bits)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, bits, bits,
|
|
|
|
NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_clear_bits(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int bits)
|
|
|
|
{
|
|
|
|
return regmap_update_bits_base(map, reg, bits, 0, NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
int regmap_test_bits(struct regmap *map, unsigned int reg, unsigned int bits);
|
|
|
|
|
2013-06-11 16:18:15 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct reg_field - Description of an register field
|
2013-06-11 16:18:15 +04:00
|
|
|
*
|
|
|
|
* @reg: Offset of the register within the regmap bank
|
|
|
|
* @lsb: lsb of the register field.
|
2015-01-27 15:50:29 +03:00
|
|
|
* @msb: msb of the register field.
|
2013-09-02 07:30:50 +04:00
|
|
|
* @id_size: port size if it has some ports
|
|
|
|
* @id_offset: address offset for each ports
|
2013-06-11 16:18:15 +04:00
|
|
|
*/
|
|
|
|
struct reg_field {
|
|
|
|
unsigned int reg;
|
|
|
|
unsigned int lsb;
|
|
|
|
unsigned int msb;
|
2013-09-02 07:30:50 +04:00
|
|
|
unsigned int id_size;
|
|
|
|
unsigned int id_offset;
|
2013-06-11 16:18:15 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
#define REG_FIELD(_reg, _lsb, _msb) { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.lsb = _lsb, \
|
|
|
|
.msb = _msb, \
|
|
|
|
}
|
|
|
|
|
2020-05-28 02:41:03 +03:00
|
|
|
#define REG_FIELD_ID(_reg, _lsb, _msb, _size, _offset) { \
|
|
|
|
.reg = _reg, \
|
|
|
|
.lsb = _lsb, \
|
|
|
|
.msb = _msb, \
|
|
|
|
.id_size = _size, \
|
|
|
|
.id_offset = _offset, \
|
|
|
|
}
|
|
|
|
|
2013-06-11 16:18:15 +04:00
|
|
|
struct regmap_field *regmap_field_alloc(struct regmap *regmap,
|
|
|
|
struct reg_field reg_field);
|
|
|
|
void regmap_field_free(struct regmap_field *field);
|
|
|
|
|
|
|
|
struct regmap_field *devm_regmap_field_alloc(struct device *dev,
|
|
|
|
struct regmap *regmap, struct reg_field reg_field);
|
|
|
|
void devm_regmap_field_free(struct device *dev, struct regmap_field *field);
|
|
|
|
|
2020-09-25 19:48:55 +03:00
|
|
|
int regmap_field_bulk_alloc(struct regmap *regmap,
|
|
|
|
struct regmap_field **rm_field,
|
2021-08-02 09:37:41 +03:00
|
|
|
const struct reg_field *reg_field,
|
2020-09-25 19:48:55 +03:00
|
|
|
int num_fields);
|
|
|
|
void regmap_field_bulk_free(struct regmap_field *field);
|
|
|
|
int devm_regmap_field_bulk_alloc(struct device *dev, struct regmap *regmap,
|
|
|
|
struct regmap_field **field,
|
2021-08-02 09:37:41 +03:00
|
|
|
const struct reg_field *reg_field,
|
|
|
|
int num_fields);
|
2020-09-25 19:48:55 +03:00
|
|
|
void devm_regmap_field_bulk_free(struct device *dev,
|
|
|
|
struct regmap_field *field);
|
|
|
|
|
2013-06-11 16:18:15 +04:00
|
|
|
int regmap_field_read(struct regmap_field *field, unsigned int *val);
|
2016-02-15 08:23:55 +03:00
|
|
|
int regmap_field_update_bits_base(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force);
|
2013-09-02 07:30:50 +04:00
|
|
|
int regmap_fields_read(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int *val);
|
2016-02-15 08:24:51 +03:00
|
|
|
int regmap_fields_update_bits_base(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force);
|
2020-06-15 10:23:13 +03:00
|
|
|
|
|
|
|
static inline int regmap_field_write(struct regmap_field *field,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_field_update_bits_base(field, ~0, val,
|
|
|
|
NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_field_force_write(struct regmap_field *field,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_field_update_bits_base(field, ~0, val, NULL, false, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_field_update_bits(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_field_update_bits_base(field, mask, val,
|
|
|
|
NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_field_force_update_bits(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_field_update_bits_base(field, mask, val,
|
|
|
|
NULL, false, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_fields_write(struct regmap_field *field,
|
|
|
|
unsigned int id, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_fields_update_bits_base(field, id, ~0, val,
|
|
|
|
NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_fields_force_write(struct regmap_field *field,
|
|
|
|
unsigned int id, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_fields_update_bits_base(field, id, ~0, val,
|
|
|
|
NULL, false, true);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_fields_update_bits(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_fields_update_bits_base(field, id, mask, val,
|
|
|
|
NULL, false, false);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_fields_force_update_bits(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
return regmap_fields_update_bits_base(field, id, mask, val,
|
|
|
|
NULL, false, true);
|
|
|
|
}
|
|
|
|
|
2018-12-18 14:59:31 +03:00
|
|
|
/**
|
|
|
|
* struct regmap_irq_type - IRQ type definitions.
|
|
|
|
*
|
|
|
|
* @type_reg_offset: Offset register for the irq type setting.
|
|
|
|
* @type_rising_val: Register value to configure RISING type irq.
|
|
|
|
* @type_falling_val: Register value to configure FALLING type irq.
|
|
|
|
* @type_level_low_val: Register value to configure LEVEL_LOW type irq.
|
|
|
|
* @type_level_high_val: Register value to configure LEVEL_HIGH type irq.
|
|
|
|
* @types_supported: logical OR of IRQ_TYPE_* flags indicating supported types.
|
|
|
|
*/
|
|
|
|
struct regmap_irq_type {
|
|
|
|
unsigned int type_reg_offset;
|
|
|
|
unsigned int type_reg_mask;
|
|
|
|
unsigned int type_rising_val;
|
|
|
|
unsigned int type_falling_val;
|
|
|
|
unsigned int type_level_low_val;
|
|
|
|
unsigned int type_level_high_val;
|
|
|
|
unsigned int types_supported;
|
|
|
|
};
|
2012-11-20 18:20:30 +04:00
|
|
|
|
2011-10-29 01:50:49 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_irq - Description of an IRQ for the generic regmap irq_chip.
|
2011-10-29 01:50:49 +04:00
|
|
|
*
|
|
|
|
* @reg_offset: Offset of the status/mask register within the bank
|
|
|
|
* @mask: Mask used to flag/control the register.
|
2018-12-18 14:59:31 +03:00
|
|
|
* @type: IRQ trigger type setting details if supported.
|
2011-10-29 01:50:49 +04:00
|
|
|
*/
|
|
|
|
struct regmap_irq {
|
|
|
|
unsigned int reg_offset;
|
|
|
|
unsigned int mask;
|
2018-12-18 14:59:31 +03:00
|
|
|
struct regmap_irq_type type;
|
2011-10-29 01:50:49 +04:00
|
|
|
};
|
|
|
|
|
2015-09-14 19:39:17 +03:00
|
|
|
#define REGMAP_IRQ_REG(_irq, _off, _mask) \
|
|
|
|
[_irq] = { .reg_offset = (_off), .mask = (_mask) }
|
|
|
|
|
2018-10-30 13:07:56 +03:00
|
|
|
#define REGMAP_IRQ_REG_LINE(_id, _reg_bits) \
|
|
|
|
[_id] = { \
|
|
|
|
.mask = BIT((_id) % (_reg_bits)), \
|
|
|
|
.reg_offset = (_id) / (_reg_bits), \
|
|
|
|
}
|
|
|
|
|
2019-01-22 12:42:24 +03:00
|
|
|
#define REGMAP_IRQ_MAIN_REG_OFFSET(arr) \
|
|
|
|
{ .num_regs = ARRAY_SIZE((arr)), .offset = &(arr)[0] }
|
|
|
|
|
|
|
|
struct regmap_irq_sub_irq_map {
|
|
|
|
unsigned int num_regs;
|
|
|
|
unsigned int *offset;
|
|
|
|
};
|
|
|
|
|
2011-10-29 01:50:49 +04:00
|
|
|
/**
|
2017-01-12 14:17:39 +03:00
|
|
|
* struct regmap_irq_chip - Description of a generic regmap irq_chip.
|
2011-10-29 01:50:49 +04:00
|
|
|
*
|
|
|
|
* @name: Descriptive name for IRQ controller.
|
|
|
|
*
|
2019-01-22 12:42:24 +03:00
|
|
|
* @main_status: Base main status register address. For chips which have
|
|
|
|
* interrupts arranged in separate sub-irq blocks with own IRQ
|
|
|
|
* registers and which have a main IRQ registers indicating
|
|
|
|
* sub-irq blocks with unhandled interrupts. For such chips fill
|
|
|
|
* sub-irq register information in status_base, mask_base and
|
|
|
|
* ack_base.
|
|
|
|
* @num_main_status_bits: Should be given to chips where number of meaningfull
|
|
|
|
* main status bits differs from num_regs.
|
|
|
|
* @sub_reg_offsets: arrays of mappings from main register bits to sub irq
|
|
|
|
* registers. First item in array describes the registers
|
|
|
|
* for first main status bit. Second array for second bit etc.
|
|
|
|
* Offset is given as sub register status offset to
|
|
|
|
* status_base. Should contain num_regs arrays.
|
|
|
|
* Can be provided for chips with more complex mapping than
|
|
|
|
* 1.st bit to 1.st sub-reg, 2.nd bit to 2.nd sub-reg, ...
|
regmap-irq: Extend sub-irq to support non-fixed reg strides
Qualcomm's MFD chips have a top level interrupt status register and
sub-irqs (peripherals). When a bit in the main status register goes
high, it means that the peripheral corresponding to that bit has an
unserviced interrupt. If the bit is not set, this means that the
corresponding peripheral does not.
Commit a2d21848d9211d ("regmap: regmap-irq: Add main status register
support") introduced the sub-irq logic that is currently applied only
when reading status registers, but not for any other functions like acking
or masking. Extend the use of sub-irq to all other functions, with two
caveats regarding the specification of offsets:
- Each member of the sub_reg_offsets array should be of length 1
- The specified offsets should be the unequal strides for each sub-irq
device.
In QCOM's case, all the *_base registers are to be configured to the
base addresses of the first sub-irq group, with offsets of each
subsequent group calculated as a difference from these addresses.
Continuing from the example mentioned in the cover letter:
/*
* Address of MISC_INT_MASK = 0x1011
* Address of TEMP_ALARM_INT_MASK = 0x2011
* Address of GPIO01_INT_MASK = 0x3011
*
* Calculate offsets as:
* offset_0 = 0x1011 - 0x1011 = 0 (to access MISC's
* registers)
* offset_1 = 0x2011 - 0x1011 = 0x1000
* offset_2 = 0x3011 - 0x1011 = 0x2000
*/
static unsigned int sub_unit0_offsets[] = {0};
static unsigned int sub_unit1_offsets[] = {0x1000};
static unsigned int sub_unit2_offsets[] = {0x2000};
static struct regmap_irq_sub_irq_map chip_sub_irq_offsets[] = {
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
};
static struct regmap_irq_chip chip_irq_chip = {
--------8<--------
.not_fixed_stride = true,
.mask_base = MISC_INT_MASK,
.type_base = MISC_INT_TYPE,
.ack_base = MISC_INT_ACK,
.sub_reg_offsets = chip_sub_irq_offsets,
--------8<--------
};
Signed-off-by: Guru Das Srinagesh <gurus@codeaurora.org>
Link: https://lore.kernel.org/r/526562423eaa58b4075362083f561841f1d6956c.1615423027.git.gurus@codeaurora.org
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-03-11 03:39:52 +03:00
|
|
|
* When used with not_fixed_stride, each one-element array
|
|
|
|
* member contains offset calculated as address from each
|
|
|
|
* peripheral to first peripheral.
|
2019-01-22 12:42:24 +03:00
|
|
|
* @num_main_regs: Number of 'main status' irq registers for chips which have
|
|
|
|
* main_status set.
|
|
|
|
*
|
2011-10-29 01:50:49 +04:00
|
|
|
* @status_base: Base status register address.
|
|
|
|
* @mask_base: Base mask register address.
|
2017-06-23 15:35:09 +03:00
|
|
|
* @mask_writeonly: Base mask register is write only.
|
2015-09-17 08:23:20 +03:00
|
|
|
* @unmask_base: Base unmask register address. for chips who have
|
|
|
|
* separate mask and unmask registers
|
2013-12-15 13:36:51 +04:00
|
|
|
* @ack_base: Base ack address. If zero then the chip is clear on read.
|
|
|
|
* Using zero value is possible with @use_ack bit.
|
2012-06-05 17:34:03 +04:00
|
|
|
* @wake_base: Base address for wake enables. If zero unsupported.
|
2015-12-22 15:55:26 +03:00
|
|
|
* @type_base: Base address for irq type. If zero unsupported.
|
2021-03-24 22:28:53 +03:00
|
|
|
* @virt_reg_base: Base addresses for extra config regs.
|
2012-05-14 17:40:43 +04:00
|
|
|
* @irq_reg_stride: Stride to use for chips where registers are not contiguous.
|
2013-07-22 19:15:52 +04:00
|
|
|
* @init_ack_masked: Ack all masked interrupts once during initalization.
|
2013-07-24 12:26:48 +04:00
|
|
|
* @mask_invert: Inverted mask register: cleared bits are masked out.
|
2013-12-15 13:36:51 +04:00
|
|
|
* @use_ack: Use @ack register even if it is zero.
|
2015-09-17 08:23:21 +03:00
|
|
|
* @ack_invert: Inverted ack register: cleared bits for ack.
|
2020-10-05 17:17:19 +03:00
|
|
|
* @clear_ack: Use this to set 1 and 0 or vice-versa to clear interrupts.
|
2013-07-24 12:26:48 +04:00
|
|
|
* @wake_invert: Inverted wake register: cleared bits are wake enabled.
|
2015-12-22 15:55:26 +03:00
|
|
|
* @type_invert: Invert the type flags.
|
2018-12-07 16:04:52 +03:00
|
|
|
* @type_in_mask: Use the mask registers for controlling irq type. For
|
|
|
|
* interrupts defining type_rising/falling_mask use mask_base
|
|
|
|
* for edge configuration and never update bits in type_base.
|
2018-12-19 14:18:05 +03:00
|
|
|
* @clear_on_unmask: For chips with interrupts cleared on read: read the status
|
|
|
|
* registers before unmasking interrupts to clear any bits
|
|
|
|
* set when they were masked.
|
regmap-irq: Extend sub-irq to support non-fixed reg strides
Qualcomm's MFD chips have a top level interrupt status register and
sub-irqs (peripherals). When a bit in the main status register goes
high, it means that the peripheral corresponding to that bit has an
unserviced interrupt. If the bit is not set, this means that the
corresponding peripheral does not.
Commit a2d21848d9211d ("regmap: regmap-irq: Add main status register
support") introduced the sub-irq logic that is currently applied only
when reading status registers, but not for any other functions like acking
or masking. Extend the use of sub-irq to all other functions, with two
caveats regarding the specification of offsets:
- Each member of the sub_reg_offsets array should be of length 1
- The specified offsets should be the unequal strides for each sub-irq
device.
In QCOM's case, all the *_base registers are to be configured to the
base addresses of the first sub-irq group, with offsets of each
subsequent group calculated as a difference from these addresses.
Continuing from the example mentioned in the cover letter:
/*
* Address of MISC_INT_MASK = 0x1011
* Address of TEMP_ALARM_INT_MASK = 0x2011
* Address of GPIO01_INT_MASK = 0x3011
*
* Calculate offsets as:
* offset_0 = 0x1011 - 0x1011 = 0 (to access MISC's
* registers)
* offset_1 = 0x2011 - 0x1011 = 0x1000
* offset_2 = 0x3011 - 0x1011 = 0x2000
*/
static unsigned int sub_unit0_offsets[] = {0};
static unsigned int sub_unit1_offsets[] = {0x1000};
static unsigned int sub_unit2_offsets[] = {0x2000};
static struct regmap_irq_sub_irq_map chip_sub_irq_offsets[] = {
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
};
static struct regmap_irq_chip chip_irq_chip = {
--------8<--------
.not_fixed_stride = true,
.mask_base = MISC_INT_MASK,
.type_base = MISC_INT_TYPE,
.ack_base = MISC_INT_ACK,
.sub_reg_offsets = chip_sub_irq_offsets,
--------8<--------
};
Signed-off-by: Guru Das Srinagesh <gurus@codeaurora.org>
Link: https://lore.kernel.org/r/526562423eaa58b4075362083f561841f1d6956c.1615423027.git.gurus@codeaurora.org
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-03-11 03:39:52 +03:00
|
|
|
* @not_fixed_stride: Used when chip peripherals are not laid out with fixed
|
|
|
|
* stride. Must be used with sub_reg_offsets containing the
|
|
|
|
* offsets to each peripheral.
|
2021-05-25 06:42:03 +03:00
|
|
|
* @status_invert: Inverted status register: cleared bits are active interrupts.
|
2012-07-24 18:41:19 +04:00
|
|
|
* @runtime_pm: Hold a runtime PM lock on the device when accessing it.
|
2011-10-29 01:50:49 +04:00
|
|
|
*
|
|
|
|
* @num_regs: Number of registers in each control bank.
|
|
|
|
* @irqs: Descriptors for individual IRQs. Interrupt numbers are
|
|
|
|
* assigned based on the index in the array of the interrupt.
|
|
|
|
* @num_irqs: Number of descriptors.
|
2015-12-22 15:55:26 +03:00
|
|
|
* @num_type_reg: Number of type registers.
|
2021-03-24 22:28:53 +03:00
|
|
|
* @num_virt_regs: Number of non-standard irq configuration registers.
|
|
|
|
* If zero unsupported.
|
2015-12-22 15:55:26 +03:00
|
|
|
* @type_reg_stride: Stride to use for chips where type registers are not
|
|
|
|
* contiguous.
|
2016-05-20 18:10:26 +03:00
|
|
|
* @handle_pre_irq: Driver specific callback to handle interrupt from device
|
|
|
|
* before regmap_irq_handler process the interrupts.
|
|
|
|
* @handle_post_irq: Driver specific callback to handle interrupt from device
|
|
|
|
* after handling the interrupts in regmap_irq_handler().
|
2021-03-24 22:28:54 +03:00
|
|
|
* @set_type_virt: Driver specific callback to extend regmap_irq_set_type()
|
|
|
|
* and configure virt regs.
|
2016-05-20 18:10:26 +03:00
|
|
|
* @irq_drv_data: Driver specific IRQ data which is passed as parameter when
|
|
|
|
* driver specific pre/post interrupt handler is called.
|
2017-01-12 14:17:39 +03:00
|
|
|
*
|
|
|
|
* This is not intended to handle every possible interrupt controller, but
|
|
|
|
* it should handle a substantial proportion of those that are found in the
|
|
|
|
* wild.
|
2011-10-29 01:50:49 +04:00
|
|
|
*/
|
|
|
|
struct regmap_irq_chip {
|
|
|
|
const char *name;
|
|
|
|
|
2019-01-22 12:42:24 +03:00
|
|
|
unsigned int main_status;
|
|
|
|
unsigned int num_main_status_bits;
|
|
|
|
struct regmap_irq_sub_irq_map *sub_reg_offsets;
|
|
|
|
int num_main_regs;
|
|
|
|
|
2011-10-29 01:50:49 +04:00
|
|
|
unsigned int status_base;
|
|
|
|
unsigned int mask_base;
|
2015-09-17 08:23:20 +03:00
|
|
|
unsigned int unmask_base;
|
2011-10-29 01:50:49 +04:00
|
|
|
unsigned int ack_base;
|
2012-06-05 17:34:03 +04:00
|
|
|
unsigned int wake_base;
|
2015-12-22 15:55:26 +03:00
|
|
|
unsigned int type_base;
|
2021-03-24 22:28:53 +03:00
|
|
|
unsigned int *virt_reg_base;
|
2012-05-14 17:40:43 +04:00
|
|
|
unsigned int irq_reg_stride;
|
2017-06-23 15:35:09 +03:00
|
|
|
bool mask_writeonly:1;
|
2013-07-24 12:26:42 +04:00
|
|
|
bool init_ack_masked:1;
|
|
|
|
bool mask_invert:1;
|
2013-12-15 13:36:51 +04:00
|
|
|
bool use_ack:1;
|
2015-09-17 08:23:21 +03:00
|
|
|
bool ack_invert:1;
|
2020-10-05 17:17:19 +03:00
|
|
|
bool clear_ack:1;
|
2013-07-24 12:26:42 +04:00
|
|
|
bool wake_invert:1;
|
|
|
|
bool runtime_pm:1;
|
2015-12-22 15:55:26 +03:00
|
|
|
bool type_invert:1;
|
2018-12-07 16:04:52 +03:00
|
|
|
bool type_in_mask:1;
|
2018-12-19 14:18:05 +03:00
|
|
|
bool clear_on_unmask:1;
|
regmap-irq: Extend sub-irq to support non-fixed reg strides
Qualcomm's MFD chips have a top level interrupt status register and
sub-irqs (peripherals). When a bit in the main status register goes
high, it means that the peripheral corresponding to that bit has an
unserviced interrupt. If the bit is not set, this means that the
corresponding peripheral does not.
Commit a2d21848d9211d ("regmap: regmap-irq: Add main status register
support") introduced the sub-irq logic that is currently applied only
when reading status registers, but not for any other functions like acking
or masking. Extend the use of sub-irq to all other functions, with two
caveats regarding the specification of offsets:
- Each member of the sub_reg_offsets array should be of length 1
- The specified offsets should be the unequal strides for each sub-irq
device.
In QCOM's case, all the *_base registers are to be configured to the
base addresses of the first sub-irq group, with offsets of each
subsequent group calculated as a difference from these addresses.
Continuing from the example mentioned in the cover letter:
/*
* Address of MISC_INT_MASK = 0x1011
* Address of TEMP_ALARM_INT_MASK = 0x2011
* Address of GPIO01_INT_MASK = 0x3011
*
* Calculate offsets as:
* offset_0 = 0x1011 - 0x1011 = 0 (to access MISC's
* registers)
* offset_1 = 0x2011 - 0x1011 = 0x1000
* offset_2 = 0x3011 - 0x1011 = 0x2000
*/
static unsigned int sub_unit0_offsets[] = {0};
static unsigned int sub_unit1_offsets[] = {0x1000};
static unsigned int sub_unit2_offsets[] = {0x2000};
static struct regmap_irq_sub_irq_map chip_sub_irq_offsets[] = {
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
REGMAP_IRQ_MAIN_REG_OFFSET(sub_unit0_offsets),
};
static struct regmap_irq_chip chip_irq_chip = {
--------8<--------
.not_fixed_stride = true,
.mask_base = MISC_INT_MASK,
.type_base = MISC_INT_TYPE,
.ack_base = MISC_INT_ACK,
.sub_reg_offsets = chip_sub_irq_offsets,
--------8<--------
};
Signed-off-by: Guru Das Srinagesh <gurus@codeaurora.org>
Link: https://lore.kernel.org/r/526562423eaa58b4075362083f561841f1d6956c.1615423027.git.gurus@codeaurora.org
Signed-off-by: Mark Brown <broonie@kernel.org>
2021-03-11 03:39:52 +03:00
|
|
|
bool not_fixed_stride:1;
|
2021-05-25 06:42:03 +03:00
|
|
|
bool status_invert:1;
|
2011-10-29 01:50:49 +04:00
|
|
|
|
|
|
|
int num_regs;
|
|
|
|
|
|
|
|
const struct regmap_irq *irqs;
|
|
|
|
int num_irqs;
|
2015-12-22 15:55:26 +03:00
|
|
|
|
|
|
|
int num_type_reg;
|
2021-03-24 22:28:53 +03:00
|
|
|
int num_virt_regs;
|
2015-12-22 15:55:26 +03:00
|
|
|
unsigned int type_reg_stride;
|
2016-05-20 18:10:26 +03:00
|
|
|
|
|
|
|
int (*handle_pre_irq)(void *irq_drv_data);
|
|
|
|
int (*handle_post_irq)(void *irq_drv_data);
|
2021-03-24 22:28:54 +03:00
|
|
|
int (*set_type_virt)(unsigned int **buf, unsigned int type,
|
|
|
|
unsigned long hwirq, int reg);
|
2016-05-20 18:10:26 +03:00
|
|
|
void *irq_drv_data;
|
2011-10-29 01:50:49 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
struct regmap_irq_chip_data;
|
|
|
|
|
|
|
|
int regmap_add_irq_chip(struct regmap *map, int irq, int irq_flags,
|
2012-06-01 00:01:46 +04:00
|
|
|
int irq_base, const struct regmap_irq_chip *chip,
|
2011-10-29 01:50:49 +04:00
|
|
|
struct regmap_irq_chip_data **data);
|
2020-07-06 20:53:41 +03:00
|
|
|
int regmap_add_irq_chip_fwnode(struct fwnode_handle *fwnode,
|
|
|
|
struct regmap *map, int irq,
|
|
|
|
int irq_flags, int irq_base,
|
|
|
|
const struct regmap_irq_chip *chip,
|
|
|
|
struct regmap_irq_chip_data **data);
|
2011-10-29 01:50:49 +04:00
|
|
|
void regmap_del_irq_chip(int irq, struct regmap_irq_chip_data *data);
|
2016-02-10 11:59:50 +03:00
|
|
|
|
|
|
|
int devm_regmap_add_irq_chip(struct device *dev, struct regmap *map, int irq,
|
|
|
|
int irq_flags, int irq_base,
|
|
|
|
const struct regmap_irq_chip *chip,
|
|
|
|
struct regmap_irq_chip_data **data);
|
2020-07-06 20:53:41 +03:00
|
|
|
int devm_regmap_add_irq_chip_fwnode(struct device *dev,
|
|
|
|
struct fwnode_handle *fwnode,
|
|
|
|
struct regmap *map, int irq,
|
|
|
|
int irq_flags, int irq_base,
|
|
|
|
const struct regmap_irq_chip *chip,
|
|
|
|
struct regmap_irq_chip_data **data);
|
2016-02-10 11:59:50 +03:00
|
|
|
void devm_regmap_del_irq_chip(struct device *dev, int irq,
|
|
|
|
struct regmap_irq_chip_data *data);
|
|
|
|
|
2011-12-05 20:10:15 +04:00
|
|
|
int regmap_irq_chip_get_base(struct regmap_irq_chip_data *data);
|
2012-05-13 13:59:56 +04:00
|
|
|
int regmap_irq_get_virq(struct regmap_irq_chip_data *data, int irq);
|
2012-08-21 00:45:05 +04:00
|
|
|
struct irq_domain *regmap_irq_get_domain(struct regmap_irq_chip_data *data);
|
2011-09-19 21:22:14 +04:00
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
#else
|
|
|
|
|
|
|
|
/*
|
|
|
|
* These stubs should only ever be called by generic code which has
|
|
|
|
* regmap based facilities, if they ever get called at runtime
|
|
|
|
* something is going wrong and something probably needs to select
|
|
|
|
* REGMAP.
|
|
|
|
*/
|
|
|
|
|
|
|
|
static inline int regmap_write(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-10-09 16:30:10 +04:00
|
|
|
static inline int regmap_write_async(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regmap_raw_write(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-01-27 18:07:38 +04:00
|
|
|
static inline int regmap_raw_write_async(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2018-10-19 12:33:50 +03:00
|
|
|
static inline int regmap_noinc_write(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_len)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regmap_bulk_write(struct regmap *map, unsigned int reg,
|
|
|
|
const void *val, size_t val_count)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_read(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int *val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_raw_read(struct regmap *map, unsigned int reg,
|
|
|
|
void *val, size_t val_len)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2018-08-07 17:52:17 +03:00
|
|
|
static inline int regmap_noinc_read(struct regmap *map, unsigned int reg,
|
|
|
|
void *val, size_t val_len)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regmap_bulk_read(struct regmap *map, unsigned int reg,
|
|
|
|
void *val, size_t val_count)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-02-15 08:22:18 +03:00
|
|
|
static inline int regmap_update_bits_base(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force)
|
2015-06-16 11:52:39 +03:00
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2020-05-28 18:45:02 +03:00
|
|
|
static inline int regmap_set_bits(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int bits)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_clear_bits(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int bits)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_test_bits(struct regmap *map,
|
|
|
|
unsigned int reg, unsigned int bits)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-02-15 08:23:55 +03:00
|
|
|
static inline int regmap_field_update_bits_base(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force)
|
2013-10-09 16:30:10 +04:00
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2016-02-15 08:24:51 +03:00
|
|
|
static inline int regmap_fields_update_bits_base(struct regmap_field *field,
|
|
|
|
unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change, bool async, bool force)
|
2013-10-09 16:30:10 +04:00
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2020-06-15 10:23:13 +03:00
|
|
|
static inline int regmap_update_bits(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_update_bits_async(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_update_bits_check(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_update_bits_check_async(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val,
|
|
|
|
bool *change)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_write_bits(struct regmap *map, unsigned int reg,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_field_write(struct regmap_field *field,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_field_force_write(struct regmap_field *field,
|
|
|
|
unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_field_update_bits(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_field_force_update_bits(struct regmap_field *field,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_fields_write(struct regmap_field *field,
|
|
|
|
unsigned int id, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int regmap_fields_force_write(struct regmap_field *field,
|
|
|
|
unsigned int id, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_fields_update_bits(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline int
|
|
|
|
regmap_fields_force_update_bits(struct regmap_field *field, unsigned int id,
|
|
|
|
unsigned int mask, unsigned int val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regmap_get_val_bytes(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2015-05-21 19:42:43 +03:00
|
|
|
static inline int regmap_get_max_register(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2015-05-21 19:42:54 +03:00
|
|
|
static inline int regmap_get_reg_stride(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regcache_sync(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-23 23:49:43 +04:00
|
|
|
static inline int regcache_sync_region(struct regmap *map, unsigned int min,
|
|
|
|
unsigned int max)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2013-05-08 16:55:22 +04:00
|
|
|
static inline int regcache_drop_region(struct regmap *map, unsigned int min,
|
|
|
|
unsigned int max)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline void regcache_cache_only(struct regmap *map, bool enable)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void regcache_cache_bypass(struct regmap *map, bool enable)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void regcache_mark_dirty(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
}
|
|
|
|
|
2013-01-27 18:07:38 +04:00
|
|
|
static inline void regmap_async_complete(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
static inline int regmap_register_patch(struct regmap *map,
|
2015-11-30 18:20:15 +03:00
|
|
|
const struct reg_sequence *regs,
|
2012-02-18 02:49:51 +04:00
|
|
|
int num_regs)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2014-02-19 14:44:13 +04:00
|
|
|
static inline int regmap_parse_val(struct regmap *map, const void *buf,
|
|
|
|
unsigned int *val)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
|
|
|
|
2012-05-08 20:44:40 +04:00
|
|
|
static inline struct regmap *dev_get_regmap(struct device *dev,
|
|
|
|
const char *name)
|
|
|
|
{
|
|
|
|
return NULL;
|
|
|
|
}
|
|
|
|
|
2014-07-21 19:38:47 +04:00
|
|
|
static inline struct device *regmap_get_device(struct regmap *map)
|
|
|
|
{
|
|
|
|
WARN_ONCE(1, "regmap API is disabled");
|
2014-07-25 22:01:53 +04:00
|
|
|
return NULL;
|
2014-07-21 19:38:47 +04:00
|
|
|
}
|
|
|
|
|
2012-02-18 02:49:51 +04:00
|
|
|
#endif
|
|
|
|
|
2011-05-11 21:59:58 +04:00
|
|
|
#endif
|