2018-09-05 09:25:14 +03:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
|
|
|
// Copyright (C) 2018 Hangzhou C-SKY Microsystems co.,ltd.
|
|
|
|
|
|
|
|
#ifndef __ASM_CSKY_MMU_CONTEXT_H
|
|
|
|
#define __ASM_CSKY_MMU_CONTEXT_H
|
|
|
|
|
|
|
|
#include <asm-generic/mm_hooks.h>
|
|
|
|
#include <asm/setup.h>
|
|
|
|
#include <asm/page.h>
|
|
|
|
#include <asm/cacheflush.h>
|
|
|
|
#include <asm/tlbflush.h>
|
|
|
|
|
|
|
|
#include <linux/errno.h>
|
|
|
|
#include <linux/sched.h>
|
|
|
|
#include <abi/ckmmu.h>
|
|
|
|
|
|
|
|
#define TLBMISS_HANDLER_SETUP_PGD(pgd) \
|
2019-04-19 12:10:52 +03:00
|
|
|
setup_pgd(__pa(pgd), false)
|
2019-06-18 12:20:10 +03:00
|
|
|
|
2018-09-05 09:25:14 +03:00
|
|
|
#define TLBMISS_HANDLER_SETUP_PGD_KERNEL(pgd) \
|
2019-04-19 12:10:52 +03:00
|
|
|
setup_pgd(__pa(pgd), true)
|
2018-09-05 09:25:14 +03:00
|
|
|
|
2019-06-18 15:33:32 +03:00
|
|
|
#define ASID_MASK ((1 << CONFIG_CPU_ASID_BITS) - 1)
|
|
|
|
#define cpu_asid(mm) (atomic64_read(&mm->context.asid) & ASID_MASK)
|
|
|
|
|
|
|
|
#define init_new_context(tsk,mm) ({ atomic64_set(&(mm)->context.asid, 0); 0; })
|
2019-06-18 12:20:10 +03:00
|
|
|
#define activate_mm(prev,next) switch_mm(prev, next, current)
|
2018-09-05 09:25:14 +03:00
|
|
|
|
|
|
|
#define destroy_context(mm) do {} while (0)
|
|
|
|
#define enter_lazy_tlb(mm, tsk) do {} while (0)
|
|
|
|
#define deactivate_mm(tsk, mm) do {} while (0)
|
|
|
|
|
2019-06-18 15:33:32 +03:00
|
|
|
void check_and_switch_context(struct mm_struct *mm, unsigned int cpu);
|
|
|
|
|
2018-09-05 09:25:14 +03:00
|
|
|
static inline void
|
2019-06-18 12:20:10 +03:00
|
|
|
switch_mm(struct mm_struct *prev, struct mm_struct *next,
|
|
|
|
struct task_struct *tsk)
|
2018-09-05 09:25:14 +03:00
|
|
|
{
|
2019-06-18 15:33:32 +03:00
|
|
|
unsigned int cpu = smp_processor_id();
|
|
|
|
|
2019-06-18 12:20:10 +03:00
|
|
|
if (prev != next)
|
2019-06-18 15:33:32 +03:00
|
|
|
check_and_switch_context(next, cpu);
|
2018-09-05 09:25:14 +03:00
|
|
|
|
|
|
|
TLBMISS_HANDLER_SETUP_PGD(next->pgd);
|
2019-06-18 15:33:32 +03:00
|
|
|
write_mmu_entryhi(next->context.asid.counter);
|
2020-01-31 15:33:10 +03:00
|
|
|
|
|
|
|
flush_icache_deferred(next);
|
2018-09-05 09:25:14 +03:00
|
|
|
}
|
|
|
|
#endif /* __ASM_CSKY_MMU_CONTEXT_H */
|