2017-12-25 13:40:09 +03:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2013-04-08 16:46:34 +04:00
|
|
|
/*
|
|
|
|
* SAMSUNG SD5v1 board device tree source
|
|
|
|
*
|
|
|
|
* Copyright (c) 2013 Samsung Electronics Co., Ltd.
|
|
|
|
* http://www.samsung.com
|
2017-12-25 13:40:09 +03:00
|
|
|
*/
|
2013-04-08 16:46:34 +04:00
|
|
|
|
|
|
|
/dts-v1/;
|
2013-06-17 19:02:08 +04:00
|
|
|
#include "exynos5440.dtsi"
|
2013-04-08 16:46:34 +04:00
|
|
|
|
|
|
|
/ {
|
|
|
|
model = "SAMSUNG SD5v1 board based on EXYNOS5440";
|
2014-03-20 21:17:22 +04:00
|
|
|
compatible = "samsung,sd5v1", "samsung,exynos5440", "samsung,exynos5";
|
2013-04-08 16:46:34 +04:00
|
|
|
|
|
|
|
chosen {
|
2013-10-07 18:16:18 +04:00
|
|
|
bootargs = "root=/dev/sda2 rw rootwait ignore_loglevel earlyprintk no_console_suspend mem=2048M@0x80000000 mem=6144M@0x100000000 console=ttySAC0,115200";
|
2013-04-08 16:46:34 +04:00
|
|
|
};
|
|
|
|
|
2016-09-01 12:06:50 +03:00
|
|
|
/* FIXME: set reg property with correct start address and size */
|
2016-09-01 12:06:56 +03:00
|
|
|
memory@0 {
|
2016-09-01 12:06:50 +03:00
|
|
|
device_type = "memory";
|
|
|
|
reg = <0 0>;
|
|
|
|
};
|
|
|
|
|
2013-04-08 16:46:34 +04:00
|
|
|
fixed-rate-clocks {
|
|
|
|
xtal {
|
|
|
|
compatible = "samsung,clock-xtal";
|
|
|
|
clock-frequency = <50000000>;
|
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
spi {
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
};
|
2015-04-17 16:53:08 +03:00
|
|
|
|
|
|
|
&gmac {
|
|
|
|
fixed_phy;
|
|
|
|
phy_addr = <1>;
|
|
|
|
};
|