2012-03-03 03:07:21 +04:00
|
|
|
/*
|
|
|
|
* Copyright 2012 Linaro Ltd
|
|
|
|
*
|
|
|
|
* The code contained herein is licensed under the GNU General Public
|
|
|
|
* License. You may obtain a copy of the GNU General Public License
|
|
|
|
* Version 2 or later at the following locations:
|
|
|
|
*
|
|
|
|
* http://www.opensource.org/licenses/gpl-license.html
|
|
|
|
* http://www.gnu.org/copyleft/gpl.html
|
|
|
|
*/
|
|
|
|
|
|
|
|
/include/ "skeleton.dtsi"
|
|
|
|
|
|
|
|
/ {
|
|
|
|
soc-u9500 {
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "stericsson,db8500";
|
2012-03-07 21:22:30 +04:00
|
|
|
interrupt-parent = <&intc>;
|
2012-03-03 03:07:21 +04:00
|
|
|
ranges;
|
2012-03-15 20:46:17 +04:00
|
|
|
|
2012-03-07 21:22:30 +04:00
|
|
|
intc: interrupt-controller@a0411000 {
|
|
|
|
compatible = "arm,cortex-a9-gic";
|
|
|
|
#interrupt-cells = <3>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
interrupt-controller;
|
|
|
|
reg = <0xa0411000 0x1000>,
|
|
|
|
<0xa0410100 0x100>;
|
|
|
|
};
|
|
|
|
|
2012-03-08 13:02:02 +04:00
|
|
|
L2: l2-cache {
|
|
|
|
compatible = "arm,pl310-cache";
|
|
|
|
reg = <0xa0412000 0x1000>;
|
|
|
|
interrupts = <0 13 4>;
|
|
|
|
cache-unified;
|
|
|
|
cache-level = <2>;
|
|
|
|
};
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
pmu {
|
|
|
|
compatible = "arm,cortex-a9-pmu";
|
|
|
|
interrupts = <0 7 0x4>;
|
|
|
|
};
|
|
|
|
|
2012-03-16 13:53:24 +04:00
|
|
|
timer@a0410600 {
|
|
|
|
compatible = "arm,cortex-a9-twd-timer";
|
|
|
|
reg = <0xa0410600 0x20>;
|
|
|
|
interrupts = <1 13 0x304>;
|
|
|
|
};
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
rtc@80154000 {
|
2012-05-26 10:01:31 +04:00
|
|
|
compatible = "arm,rtc-pl031", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x80154000 0x1000>;
|
|
|
|
interrupts = <0 18 0x4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
gpio0: gpio@8012e000 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8012e000 0x80>;
|
|
|
|
interrupts = <0 119 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <0>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio1: gpio@8012e080 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8012e080 0x80>;
|
|
|
|
interrupts = <0 120 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <1>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio2: gpio@8000e000 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8000e000 0x80>;
|
|
|
|
interrupts = <0 121 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <2>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio3: gpio@8000e080 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8000e080 0x80>;
|
|
|
|
interrupts = <0 122 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <3>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio4: gpio@8000e100 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8000e100 0x80>;
|
|
|
|
interrupts = <0 123 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <4>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio5: gpio@8000e180 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8000e180 0x80>;
|
|
|
|
interrupts = <0 124 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <5>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio6: gpio@8011e000 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8011e000 0x80>;
|
|
|
|
interrupts = <0 125 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <6>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio7: gpio@8011e080 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8011e080 0x80>;
|
|
|
|
interrupts = <0 126 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <7>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
gpio8: gpio@a03fe000 {
|
|
|
|
compatible = "stericsson,db8500-gpio",
|
2012-04-13 18:05:03 +04:00
|
|
|
"st,nomadik-gpio";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0xa03fe000 0x80>;
|
|
|
|
interrupts = <0 127 0x4>;
|
2012-05-29 10:17:36 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-06-14 14:16:03 +04:00
|
|
|
st,supports-sleepmode;
|
2012-03-15 20:46:17 +04:00
|
|
|
gpio-controller;
|
2012-04-13 18:05:05 +04:00
|
|
|
#gpio-cells = <2>;
|
|
|
|
gpio-bank = <8>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
2012-12-18 13:12:12 +04:00
|
|
|
pinctrl@80157000 {
|
|
|
|
// This is actually the PRCMU base address
|
|
|
|
reg = <0x80157000 0x2000>;
|
2012-05-26 09:25:36 +04:00
|
|
|
compatible = "stericsson,nmk_pinctrl";
|
|
|
|
};
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
usb@a03e0000 {
|
|
|
|
compatible = "stericsson,db8500-musb",
|
|
|
|
"mentor,musb";
|
|
|
|
reg = <0xa03e0000 0x10000>;
|
|
|
|
interrupts = <0 23 0x4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
dma-controller@801C0000 {
|
|
|
|
compatible = "stericsson,db8500-dma40",
|
|
|
|
"stericsson,dma40";
|
|
|
|
reg = <0x801C0000 0x1000 0x40010000 0x800>;
|
|
|
|
interrupts = <0 25 0x4>;
|
|
|
|
};
|
|
|
|
|
|
|
|
prcmu@80157000 {
|
|
|
|
compatible = "stericsson,db8500-prcmu";
|
|
|
|
reg = <0x80157000 0x1000>;
|
2012-05-28 12:50:49 +04:00
|
|
|
interrupts = <0 47 0x4>;
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
2012-04-24 13:00:15 +04:00
|
|
|
#size-cells = <1>;
|
2012-08-03 18:42:25 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-04-24 13:00:15 +04:00
|
|
|
ranges;
|
|
|
|
|
2012-05-28 12:50:49 +04:00
|
|
|
prcmu-timer-4@80157450 {
|
2012-04-24 13:00:15 +04:00
|
|
|
compatible = "stericsson,db8500-prcmu-timer-4";
|
|
|
|
reg = <0x80157450 0xC>;
|
|
|
|
};
|
2012-03-15 20:46:17 +04:00
|
|
|
|
2012-11-15 14:56:43 +04:00
|
|
|
thermal@801573c0 {
|
|
|
|
compatible = "stericsson,db8500-thermal";
|
|
|
|
reg = <0x801573c0 0x40>;
|
|
|
|
interrupts = <21 0x4>, <22 0x4>;
|
|
|
|
interrupt-names = "IRQ_HOTMON_LOW", "IRQ_HOTMON_HIGH";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-05-04 16:32:34 +04:00
|
|
|
db8500-prcmu-regulators {
|
|
|
|
compatible = "stericsson,db8500-prcmu-regulator";
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VAPE
|
|
|
|
db8500_vape_reg: db8500_vape {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vape";
|
2012-05-04 16:32:34 +04:00
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VARM
|
|
|
|
db8500_varm_reg: db8500_varm {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_varm";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VMODEM
|
|
|
|
db8500_vmodem_reg: db8500_vmodem {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vmodem";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VPLL
|
|
|
|
db8500_vpll_reg: db8500_vpll {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vpll";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VSMPS1
|
|
|
|
db8500_vsmps1_reg: db8500_vsmps1 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vsmps1";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VSMPS2
|
|
|
|
db8500_vsmps2_reg: db8500_vsmps2 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vsmps2";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VSMPS3
|
|
|
|
db8500_vsmps3_reg: db8500_vsmps3 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vsmps3";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_VRF1
|
|
|
|
db8500_vrf1_reg: db8500_vrf1 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_vrf1";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SVAMMDSP
|
|
|
|
db8500_sva_mmdsp_reg: db8500_sva_mmdsp {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sva_mmdsp";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SVAMMDSPRET
|
|
|
|
db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sva_mmdsp_ret";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SVAPIPE
|
|
|
|
db8500_sva_pipe_reg: db8500_sva_pipe {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sva_pipe";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SIAMMDSP
|
|
|
|
db8500_sia_mmdsp_reg: db8500_sia_mmdsp {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sia_mmdsp";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SIAMMDSPRET
|
|
|
|
db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {
|
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SIAPIPE
|
|
|
|
db8500_sia_pipe_reg: db8500_sia_pipe {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sia_pipe";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_SGA
|
|
|
|
db8500_sga_reg: db8500_sga {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_sga";
|
2012-05-04 16:32:34 +04:00
|
|
|
vin-supply = <&db8500_vape_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_B2R2_MCDE
|
|
|
|
db8500_b2r2_mcde_reg: db8500_b2r2_mcde {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_b2r2_mcde";
|
2012-05-04 16:32:34 +04:00
|
|
|
vin-supply = <&db8500_vape_reg>;
|
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_ESRAM12
|
|
|
|
db8500_esram12_reg: db8500_esram12 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_esram12";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_ESRAM12RET
|
|
|
|
db8500_esram12_ret_reg: db8500_esram12_ret {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_esram12_ret";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_ESRAM34
|
|
|
|
db8500_esram34_reg: db8500_esram34 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_esram34";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// DB8500_REGULATOR_SWITCH_ESRAM34RET
|
|
|
|
db8500_esram34_ret_reg: db8500_esram34_ret {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "db8500_esram34_ret";
|
2012-05-04 16:32:34 +04:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
ab8500@5 {
|
|
|
|
compatible = "stericsson,ab8500";
|
|
|
|
reg = <5>; /* mailbox 5 is i2c */
|
2012-08-03 23:37:35 +04:00
|
|
|
interrupt-parent = <&intc>;
|
2012-03-15 20:46:17 +04:00
|
|
|
interrupts = <0 40 0x4>;
|
2012-05-29 06:49:33 +04:00
|
|
|
interrupt-controller;
|
|
|
|
#interrupt-cells = <2>;
|
2012-05-29 10:29:53 +04:00
|
|
|
|
2012-05-26 10:03:48 +04:00
|
|
|
ab8500-rtc {
|
|
|
|
compatible = "stericsson,ab8500-rtc";
|
|
|
|
interrupts = <17 0x4
|
|
|
|
18 0x4>;
|
|
|
|
interrupt-names = "60S", "ALARM";
|
|
|
|
};
|
|
|
|
|
2012-05-28 12:59:26 +04:00
|
|
|
ab8500-gpadc {
|
|
|
|
compatible = "stericsson,ab8500-gpadc";
|
2012-05-29 06:49:33 +04:00
|
|
|
interrupts = <32 0x4
|
|
|
|
39 0x4>;
|
2012-05-28 12:59:26 +04:00
|
|
|
interrupt-names = "HW_CONV_END", "SW_CONV_END";
|
|
|
|
vddadc-supply = <&ab8500_ldo_tvout_reg>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:45:41 +04:00
|
|
|
ab8500_battery: ab8500_battery {
|
|
|
|
stericsson,battery-type = "LIPO";
|
|
|
|
thermistor-on-batctrl;
|
|
|
|
};
|
|
|
|
|
|
|
|
ab8500_fg {
|
|
|
|
compatible = "stericsson,ab8500-fg";
|
|
|
|
battery = <&ab8500_battery>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 07:16:58 +04:00
|
|
|
ab8500_btemp {
|
|
|
|
compatible = "stericsson,ab8500-btemp";
|
|
|
|
battery = <&ab8500_battery>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 07:17:47 +04:00
|
|
|
ab8500_charger {
|
|
|
|
compatible = "stericsson,ab8500-charger";
|
|
|
|
battery = <&ab8500_battery>;
|
|
|
|
vddadc-supply = <&ab8500_ldo_tvout_reg>;
|
|
|
|
};
|
|
|
|
|
2012-10-31 19:40:33 +04:00
|
|
|
ab8500_chargalg {
|
|
|
|
compatible = "stericsson,ab8500-chargalg";
|
|
|
|
battery = <&ab8500_battery>;
|
|
|
|
};
|
|
|
|
|
2012-11-19 06:45:41 +04:00
|
|
|
ab8500_usb {
|
2012-05-03 17:40:24 +04:00
|
|
|
compatible = "stericsson,ab8500-usb";
|
2012-05-29 06:49:33 +04:00
|
|
|
interrupts = < 90 0x4
|
|
|
|
96 0x4
|
|
|
|
14 0x4
|
|
|
|
15 0x4
|
|
|
|
79 0x4
|
|
|
|
74 0x4
|
|
|
|
75 0x4>;
|
2012-05-03 17:40:24 +04:00
|
|
|
interrupt-names = "ID_WAKEUP_R",
|
|
|
|
"ID_WAKEUP_F",
|
|
|
|
"VBUS_DET_F",
|
|
|
|
"VBUS_DET_R",
|
|
|
|
"USB_LINK_STATUS",
|
|
|
|
"USB_ADP_PROBE_PLUG",
|
|
|
|
"USB_ADP_PROBE_UNPLUG";
|
|
|
|
vddulpivio18-supply = <&ab8500_ldo_initcore_reg>;
|
|
|
|
v-ape-supply = <&db8500_vape_reg>;
|
|
|
|
musb_1v8-supply = <&db8500_vsmps2_reg>;
|
|
|
|
};
|
|
|
|
|
2012-05-02 11:45:40 +04:00
|
|
|
ab8500-ponkey {
|
2012-08-09 16:00:12 +04:00
|
|
|
compatible = "stericsson,ab8500-poweron-key";
|
2012-05-29 06:49:33 +04:00
|
|
|
interrupts = <6 0x4
|
|
|
|
7 0x4>;
|
2012-05-02 11:45:40 +04:00
|
|
|
interrupt-names = "ONKEY_DBF", "ONKEY_DBR";
|
|
|
|
};
|
|
|
|
|
2012-05-03 15:53:55 +04:00
|
|
|
ab8500-sysctrl {
|
|
|
|
compatible = "stericsson,ab8500-sysctrl";
|
|
|
|
};
|
|
|
|
|
2012-05-03 16:03:59 +04:00
|
|
|
ab8500-pwm {
|
|
|
|
compatible = "stericsson,ab8500-pwm";
|
|
|
|
};
|
|
|
|
|
2012-05-01 19:11:19 +04:00
|
|
|
ab8500-debugfs {
|
|
|
|
compatible = "stericsson,ab8500-debug";
|
|
|
|
};
|
2012-05-29 10:29:53 +04:00
|
|
|
|
2012-07-25 15:50:13 +04:00
|
|
|
codec: ab8500-codec {
|
|
|
|
compatible = "stericsson,ab8500-codec";
|
|
|
|
|
|
|
|
stericsson,earpeice-cmv = <950>; /* Units in mV. */
|
|
|
|
};
|
|
|
|
|
2012-05-29 10:29:53 +04:00
|
|
|
ab8500-regulators {
|
|
|
|
compatible = "stericsson,ab8500-regulator";
|
|
|
|
|
|
|
|
// supplies to the display/camera
|
|
|
|
ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_aux1";
|
2012-05-29 10:29:53 +04:00
|
|
|
regulator-min-microvolt = <2500000>;
|
|
|
|
regulator-max-microvolt = <2900000>;
|
|
|
|
regulator-boot-on;
|
|
|
|
/* BUG: If turned off MMC will be affected. */
|
|
|
|
regulator-always-on;
|
|
|
|
};
|
|
|
|
|
|
|
|
// supplies to the on-board eMMC
|
|
|
|
ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_aux2";
|
2012-05-29 10:29:53 +04:00
|
|
|
regulator-min-microvolt = <1100000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
// supply for VAUX3; SDcard slots
|
|
|
|
ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_aux3";
|
2012-05-29 10:29:53 +04:00
|
|
|
regulator-min-microvolt = <1100000>;
|
|
|
|
regulator-max-microvolt = <3300000>;
|
|
|
|
};
|
|
|
|
|
|
|
|
// supply for v-intcore12; VINTCORE12 LDO
|
|
|
|
ab8500_ldo_initcore_reg: ab8500_ldo_initcore {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_initcore";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for tvout; gpadc; TVOUT LDO
|
|
|
|
ab8500_ldo_tvout_reg: ab8500_ldo_tvout {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_tvout";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for ab8500-usb; USB LDO
|
|
|
|
ab8500_ldo_usb_reg: ab8500_ldo_usb {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_usb";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for ab8500-vaudio; VAUDIO LDO
|
|
|
|
ab8500_ldo_audio_reg: ab8500_ldo_audio {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_audio";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for v-anamic1 VAMic1-LDO
|
|
|
|
ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_anamic1";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for v-amic2; VAMIC2 LDO; reuse constants for AMIC1
|
|
|
|
ab8500_ldo_amamic2_reg: ab8500_ldo_amamic2 {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_amamic2";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for v-dmic; VDMIC LDO
|
|
|
|
ab8500_ldo_dmic_reg: ab8500_ldo_dmic {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_dmic";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
// supply for U8500 CSI/DSI; VANA LDO
|
|
|
|
ab8500_ldo_ana_reg: ab8500_ldo_ana {
|
2012-06-20 16:23:05 +04:00
|
|
|
regulator-compatible = "ab8500_ldo_ana";
|
2012-05-29 10:29:53 +04:00
|
|
|
};
|
|
|
|
};
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
};
|
|
|
|
|
|
|
|
i2c@80004000 {
|
2012-06-18 12:55:44 +04:00
|
|
|
compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x80004000 0x1000>;
|
|
|
|
interrupts = <0 21 0x4>;
|
2012-10-24 14:07:02 +04:00
|
|
|
arm,primecell-periphid = <0x180024>;
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-06-18 12:55:44 +04:00
|
|
|
v-i2c-supply = <&db8500_vape_reg>;
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@80122000 {
|
2012-06-18 12:55:44 +04:00
|
|
|
compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x80122000 0x1000>;
|
|
|
|
interrupts = <0 22 0x4>;
|
2012-10-24 14:07:02 +04:00
|
|
|
arm,primecell-periphid = <0x180024>;
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-06-18 12:55:44 +04:00
|
|
|
v-i2c-supply = <&db8500_vape_reg>;
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@80128000 {
|
2012-06-18 12:55:44 +04:00
|
|
|
compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x80128000 0x1000>;
|
|
|
|
interrupts = <0 55 0x4>;
|
2012-10-24 14:07:02 +04:00
|
|
|
arm,primecell-periphid = <0x180024>;
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-06-18 12:55:44 +04:00
|
|
|
v-i2c-supply = <&db8500_vape_reg>;
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@80110000 {
|
2012-06-18 12:55:44 +04:00
|
|
|
compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x80110000 0x1000>;
|
|
|
|
interrupts = <0 12 0x4>;
|
2012-10-24 14:07:02 +04:00
|
|
|
arm,primecell-periphid = <0x180024>;
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-06-18 12:55:44 +04:00
|
|
|
v-i2c-supply = <&db8500_vape_reg>;
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
i2c@8012a000 {
|
2012-06-18 12:55:44 +04:00
|
|
|
compatible = "stericsson,db8500-i2c", "st,nomadik-i2c", "arm,primecell";
|
2012-03-15 20:46:17 +04:00
|
|
|
reg = <0x8012a000 0x1000>;
|
|
|
|
interrupts = <0 51 0x4>;
|
2012-10-24 14:07:02 +04:00
|
|
|
arm,primecell-periphid = <0x180024>;
|
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
2012-06-18 12:55:44 +04:00
|
|
|
v-i2c-supply = <&db8500_vape_reg>;
|
|
|
|
|
|
|
|
clock-frequency = <400000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
ssp@80002000 {
|
|
|
|
compatible = "arm,pl022", "arm,primecell";
|
2012-09-07 15:09:34 +04:00
|
|
|
reg = <0x80002000 0x1000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
interrupts = <0 14 0x4>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <0>;
|
|
|
|
status = "disabled";
|
2012-03-15 20:47:11 +04:00
|
|
|
|
|
|
|
// Add one of these for each child device
|
2012-05-29 10:17:36 +04:00
|
|
|
cs-gpios = <&gpio0 31 0x4 &gpio4 14 0x4 &gpio4 16 0x4
|
|
|
|
&gpio6 22 0x4 &gpio7 0 0x4>;
|
2012-03-15 20:47:11 +04:00
|
|
|
|
2012-03-15 20:46:17 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
uart@80120000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x80120000 0x1000>;
|
|
|
|
interrupts = <0 11 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
uart@80121000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x80121000 0x1000>;
|
|
|
|
interrupts = <0 19 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
uart@80007000 {
|
|
|
|
compatible = "arm,pl011", "arm,primecell";
|
|
|
|
reg = <0x80007000 0x1000>;
|
|
|
|
interrupts = <0 26 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi0_per1@80126000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0x80126000 0x1000>;
|
|
|
|
interrupts = <0 60 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-24 14:10:05 +04:00
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi1_per2@80118000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0x80118000 0x1000>;
|
|
|
|
interrupts = <0 50 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-24 14:10:05 +04:00
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi2_per3@80005000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0x80005000 0x1000>;
|
|
|
|
interrupts = <0 41 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-24 14:10:05 +04:00
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi3_per2@80119000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0x80119000 0x1000>;
|
|
|
|
interrupts = <0 59 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-24 14:10:05 +04:00
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi4_per2@80114000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
|
|
|
reg = <0x80114000 0x1000>;
|
|
|
|
interrupts = <0 99 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-10-24 14:10:05 +04:00
|
|
|
|
2012-09-26 15:55:56 +04:00
|
|
|
sdi5_per3@80008000 {
|
2012-03-15 20:46:17 +04:00
|
|
|
compatible = "arm,pl18x", "arm,primecell";
|
2012-10-24 14:10:05 +04:00
|
|
|
reg = <0x80008000 0x1000>;
|
2012-03-15 20:46:17 +04:00
|
|
|
interrupts = <0 100 0x4>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-04-24 13:53:18 +04:00
|
|
|
|
2012-07-31 15:37:16 +04:00
|
|
|
msp0: msp@80123000 {
|
|
|
|
compatible = "stericsson,ux500-msp-i2s";
|
|
|
|
reg = <0x80123000 0x1000>;
|
|
|
|
interrupts = <0 31 0x4>;
|
|
|
|
v-ape-supply = <&db8500_vape_reg>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
msp1: msp@80124000 {
|
|
|
|
compatible = "stericsson,ux500-msp-i2s";
|
|
|
|
reg = <0x80124000 0x1000>;
|
|
|
|
interrupts = <0 62 0x4>;
|
|
|
|
v-ape-supply = <&db8500_vape_reg>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
// HDMI sound
|
|
|
|
msp2: msp@80117000 {
|
|
|
|
compatible = "stericsson,ux500-msp-i2s";
|
|
|
|
reg = <0x80117000 0x1000>;
|
|
|
|
interrupts = <0 98 0x4>;
|
|
|
|
v-ape-supply = <&db8500_vape_reg>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
|
|
|
msp3: msp@80125000 {
|
|
|
|
compatible = "stericsson,ux500-msp-i2s";
|
|
|
|
reg = <0x80125000 0x1000>;
|
|
|
|
interrupts = <0 62 0x4>;
|
|
|
|
v-ape-supply = <&db8500_vape_reg>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-04-24 13:53:18 +04:00
|
|
|
external-bus@50000000 {
|
|
|
|
compatible = "simple-bus";
|
|
|
|
reg = <0x50000000 0x4000000>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
ranges = <0 0x50000000 0x4000000>;
|
|
|
|
status = "disabled";
|
|
|
|
};
|
2012-11-15 14:56:43 +04:00
|
|
|
|
|
|
|
cpufreq-cooling {
|
|
|
|
compatible = "stericsson,db8500-cpufreq-cooling";
|
|
|
|
status = "disabled";
|
|
|
|
};
|
|
|
|
|
2012-10-24 14:18:14 +04:00
|
|
|
vmmci: regulator-gpio {
|
|
|
|
compatible = "regulator-gpio";
|
|
|
|
|
|
|
|
regulator-min-microvolt = <1800000>;
|
|
|
|
regulator-max-microvolt = <2600000>;
|
|
|
|
regulator-name = "mmci-reg";
|
|
|
|
regulator-type = "voltage";
|
|
|
|
|
|
|
|
states = <1800000 0x1
|
|
|
|
2900000 0x0>;
|
2012-11-15 17:02:16 +04:00
|
|
|
|
|
|
|
status = "disabled";
|
2012-10-24 14:18:14 +04:00
|
|
|
};
|
2012-03-03 03:07:21 +04:00
|
|
|
};
|
|
|
|
};
|