License cleanup: add SPDX GPL-2.0 license identifier to files with no license
Many source files in the tree are missing licensing information, which
makes it harder for compliance tools to determine the correct license.
By default all files without license information are under the default
license of the kernel, which is GPL version 2.
Update the files which contain no license information with the 'GPL-2.0'
SPDX license identifier. The SPDX identifier is a legally binding
shorthand, which can be used instead of the full boiler plate text.
This patch is based on work done by Thomas Gleixner and Kate Stewart and
Philippe Ombredanne.
How this work was done:
Patches were generated and checked against linux-4.14-rc6 for a subset of
the use cases:
- file had no licensing information it it.
- file was a */uapi/* one with no licensing information in it,
- file was a */uapi/* one with existing licensing information,
Further patches will be generated in subsequent months to fix up cases
where non-standard license headers were used, and references to license
had to be inferred by heuristics based on keywords.
The analysis to determine which SPDX License Identifier to be applied to
a file was done in a spreadsheet of side by side results from of the
output of two independent scanners (ScanCode & Windriver) producing SPDX
tag:value files created by Philippe Ombredanne. Philippe prepared the
base worksheet, and did an initial spot review of a few 1000 files.
The 4.13 kernel was the starting point of the analysis with 60,537 files
assessed. Kate Stewart did a file by file comparison of the scanner
results in the spreadsheet to determine which SPDX license identifier(s)
to be applied to the file. She confirmed any determination that was not
immediately clear with lawyers working with the Linux Foundation.
Criteria used to select files for SPDX license identifier tagging was:
- Files considered eligible had to be source code files.
- Make and config files were included as candidates if they contained >5
lines of source
- File already had some variant of a license header in it (even if <5
lines).
All documentation files were explicitly excluded.
The following heuristics were used to determine which SPDX license
identifiers to apply.
- when both scanners couldn't find any license traces, file was
considered to have no license information in it, and the top level
COPYING file license applied.
For non */uapi/* files that summary was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 11139
and resulted in the first patch in this series.
If that file was a */uapi/* path one, it was "GPL-2.0 WITH
Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was:
SPDX license identifier # files
---------------------------------------------------|-------
GPL-2.0 WITH Linux-syscall-note 930
and resulted in the second patch in this series.
- if a file had some form of licensing information in it, and was one
of the */uapi/* ones, it was denoted with the Linux-syscall-note if
any GPL family license was found in the file or had no licensing in
it (per prior point). Results summary:
SPDX license identifier # files
---------------------------------------------------|------
GPL-2.0 WITH Linux-syscall-note 270
GPL-2.0+ WITH Linux-syscall-note 169
((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21
((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17
LGPL-2.1+ WITH Linux-syscall-note 15
GPL-1.0+ WITH Linux-syscall-note 14
((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5
LGPL-2.0+ WITH Linux-syscall-note 4
LGPL-2.1 WITH Linux-syscall-note 3
((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3
((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1
and that resulted in the third patch in this series.
- when the two scanners agreed on the detected license(s), that became
the concluded license(s).
- when there was disagreement between the two scanners (one detected a
license but the other didn't, or they both detected different
licenses) a manual inspection of the file occurred.
- In most cases a manual inspection of the information in the file
resulted in a clear resolution of the license that should apply (and
which scanner probably needed to revisit its heuristics).
- When it was not immediately clear, the license identifier was
confirmed with lawyers working with the Linux Foundation.
- If there was any question as to the appropriate license identifier,
the file was flagged for further research and to be revisited later
in time.
In total, over 70 hours of logged manual review was done on the
spreadsheet to determine the SPDX license identifiers to apply to the
source files by Kate, Philippe, Thomas and, in some cases, confirmation
by lawyers working with the Linux Foundation.
Kate also obtained a third independent scan of the 4.13 code base from
FOSSology, and compared selected files where the other two scanners
disagreed against that SPDX file, to see if there was new insights. The
Windriver scanner is based on an older version of FOSSology in part, so
they are related.
Thomas did random spot checks in about 500 files from the spreadsheets
for the uapi headers and agreed with SPDX license identifier in the
files he inspected. For the non-uapi files Thomas did random spot checks
in about 15000 files.
In initial set of patches against 4.14-rc6, 3 files were found to have
copy/paste license identifier errors, and have been fixed to reflect the
correct identifier.
Additionally Philippe spent 10 hours this week doing a detailed manual
inspection and review of the 12,461 patched files from the initial patch
version early this week with:
- a full scancode scan run, collecting the matched texts, detected
license ids and scores
- reviewing anything where there was a license detected (about 500+
files) to ensure that the applied SPDX license was correct
- reviewing anything where there was no detection but the patch license
was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied
SPDX license was correct
This produced a worksheet with 20 files needing minor correction. This
worksheet was then exported into 3 different .csv files for the
different types of files to be modified.
These .csv files were then reviewed by Greg. Thomas wrote a script to
parse the csv files and add the proper SPDX tag to the file, in the
format that the file expected. This script was further refined by Greg
based on the output to detect more types of files automatically and to
distinguish between header and source .c files (which need different
comment types.) Finally Greg ran the script using the .csv files to
generate the patches.
Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org>
Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com>
Reviewed-by: Thomas Gleixner <tglx@linutronix.de>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
2017-11-01 17:07:57 +03:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2005-04-17 02:20:36 +04:00
|
|
|
/*
|
|
|
|
|
* linux/arch/alpha/kernel/sys_cabriolet.c
|
|
|
|
|
*
|
|
|
|
|
* Copyright (C) 1995 David A Rusling
|
|
|
|
|
* Copyright (C) 1996 Jay A Estabrook
|
|
|
|
|
* Copyright (C) 1998, 1999, 2000 Richard Henderson
|
|
|
|
|
*
|
|
|
|
|
* Code supporting the Cabriolet (AlphaPC64), EB66+, and EB164,
|
|
|
|
|
* PC164 and LX164.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/types.h>
|
|
|
|
|
#include <linux/mm.h>
|
|
|
|
|
#include <linux/sched.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
#include <linux/init.h>
|
|
|
|
|
#include <linux/bitops.h>
|
|
|
|
|
|
|
|
|
|
#include <asm/ptrace.h>
|
|
|
|
|
#include <asm/dma.h>
|
|
|
|
|
#include <asm/irq.h>
|
|
|
|
|
#include <asm/mmu_context.h>
|
|
|
|
|
#include <asm/io.h>
|
|
|
|
|
#include <asm/pgtable.h>
|
|
|
|
|
#include <asm/core_apecs.h>
|
|
|
|
|
#include <asm/core_cia.h>
|
|
|
|
|
#include <asm/core_lca.h>
|
|
|
|
|
#include <asm/tlbflush.h>
|
|
|
|
|
|
|
|
|
|
#include "proto.h"
|
|
|
|
|
#include "irq_impl.h"
|
|
|
|
|
#include "pci_impl.h"
|
|
|
|
|
#include "machvec_impl.h"
|
2010-09-01 06:29:13 +04:00
|
|
|
#include "pc873xx.h"
|
2005-04-17 02:20:36 +04:00
|
|
|
|
|
|
|
|
/* Note mask bit is true for DISABLED irqs. */
|
|
|
|
|
static unsigned long cached_irq_mask = ~0UL;
|
|
|
|
|
|
|
|
|
|
static inline void
|
|
|
|
|
cabriolet_update_irq_hw(unsigned int irq, unsigned long mask)
|
|
|
|
|
{
|
|
|
|
|
int ofs = (irq - 16) / 8;
|
|
|
|
|
outb(mask >> (16 + ofs * 8), 0x804 + ofs);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void
|
2011-02-06 17:32:30 +03:00
|
|
|
cabriolet_enable_irq(struct irq_data *d)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2011-02-06 17:32:30 +03:00
|
|
|
cabriolet_update_irq_hw(d->irq, cached_irq_mask &= ~(1UL << d->irq));
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2011-02-06 17:32:30 +03:00
|
|
|
cabriolet_disable_irq(struct irq_data *d)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2011-02-06 17:32:30 +03:00
|
|
|
cabriolet_update_irq_hw(d->irq, cached_irq_mask |= 1UL << d->irq);
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
2009-06-17 02:33:25 +04:00
|
|
|
static struct irq_chip cabriolet_irq_type = {
|
2009-12-01 06:51:31 +03:00
|
|
|
.name = "CABRIOLET",
|
2011-02-06 17:32:30 +03:00
|
|
|
.irq_unmask = cabriolet_enable_irq,
|
|
|
|
|
.irq_mask = cabriolet_disable_irq,
|
|
|
|
|
.irq_mask_ack = cabriolet_disable_irq,
|
2005-04-17 02:20:36 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void
|
2006-10-08 17:36:08 +04:00
|
|
|
cabriolet_device_interrupt(unsigned long v)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
|
|
|
|
unsigned long pld;
|
|
|
|
|
unsigned int i;
|
|
|
|
|
|
|
|
|
|
/* Read the interrupt summary registers */
|
|
|
|
|
pld = inb(0x804) | (inb(0x805) << 8) | (inb(0x806) << 16);
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Now for every possible bit set, work through them and call
|
|
|
|
|
* the appropriate interrupt handler.
|
|
|
|
|
*/
|
|
|
|
|
while (pld) {
|
|
|
|
|
i = ffz(~pld);
|
|
|
|
|
pld &= pld - 1; /* clear least bit set */
|
|
|
|
|
if (i == 4) {
|
2006-10-08 17:36:08 +04:00
|
|
|
isa_device_interrupt(v);
|
2005-04-17 02:20:36 +04:00
|
|
|
} else {
|
2006-10-08 17:37:32 +04:00
|
|
|
handle_irq(16 + i);
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init
|
2006-10-08 17:36:08 +04:00
|
|
|
common_init_irq(void (*srm_dev_int)(unsigned long v))
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
|
|
|
|
init_i8259a_irqs();
|
|
|
|
|
|
|
|
|
|
if (alpha_using_srm) {
|
|
|
|
|
alpha_mv.device_interrupt = srm_dev_int;
|
|
|
|
|
init_srm_irqs(35, 0);
|
|
|
|
|
}
|
|
|
|
|
else {
|
|
|
|
|
long i;
|
|
|
|
|
|
|
|
|
|
outb(0xff, 0x804);
|
|
|
|
|
outb(0xff, 0x805);
|
|
|
|
|
outb(0xff, 0x806);
|
|
|
|
|
|
|
|
|
|
for (i = 16; i < 35; ++i) {
|
2011-03-26 00:17:31 +03:00
|
|
|
irq_set_chip_and_handler(i, &cabriolet_irq_type,
|
|
|
|
|
handle_level_irq);
|
2011-02-06 17:32:30 +03:00
|
|
|
irq_set_status_flags(i, IRQ_LEVEL);
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
common_init_isa_dma();
|
|
|
|
|
setup_irq(16+4, &isa_cascade_irqaction);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#ifndef CONFIG_ALPHA_PC164
|
|
|
|
|
static void __init
|
|
|
|
|
cabriolet_init_irq(void)
|
|
|
|
|
{
|
|
|
|
|
common_init_irq(srm_device_interrupt);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_PC164)
|
|
|
|
|
/* In theory, the PC164 has the same interrupt hardware as the other
|
|
|
|
|
Cabriolet based systems. However, something got screwed up late
|
|
|
|
|
in the development cycle which broke the interrupt masking hardware.
|
|
|
|
|
Repeat, it is not possible to mask and ack interrupts. At all.
|
|
|
|
|
|
|
|
|
|
In an attempt to work around this, while processing interrupts,
|
|
|
|
|
we do not allow the IPL to drop below what it is currently. This
|
|
|
|
|
prevents the possibility of recursion.
|
|
|
|
|
|
|
|
|
|
??? Another option might be to force all PCI devices to use edge
|
|
|
|
|
triggered rather than level triggered interrupts. That might be
|
|
|
|
|
too invasive though. */
|
|
|
|
|
|
|
|
|
|
static void
|
2006-10-08 17:36:08 +04:00
|
|
|
pc164_srm_device_interrupt(unsigned long v)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
|
|
|
|
__min_ipl = getipl();
|
2006-10-08 17:36:08 +04:00
|
|
|
srm_device_interrupt(v);
|
2005-04-17 02:20:36 +04:00
|
|
|
__min_ipl = 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
2006-10-08 17:36:08 +04:00
|
|
|
pc164_device_interrupt(unsigned long v)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
|
|
|
|
__min_ipl = getipl();
|
2006-10-08 17:36:08 +04:00
|
|
|
cabriolet_device_interrupt(v);
|
2005-04-17 02:20:36 +04:00
|
|
|
__min_ipl = 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __init
|
|
|
|
|
pc164_init_irq(void)
|
|
|
|
|
{
|
|
|
|
|
common_init_irq(pc164_srm_device_interrupt);
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The EB66+ is very similar to the EB66 except that it does not have
|
|
|
|
|
* the on-board NCR and Tulip chips. In the code below, I have used
|
|
|
|
|
* slot number to refer to the id select line and *not* the slot
|
|
|
|
|
* number used in the EB66+ documentation. However, in the table,
|
|
|
|
|
* I've given the slot number, the id select line and the Jxx number
|
|
|
|
|
* that's printed on the board. The interrupt pins from the PCI slots
|
|
|
|
|
* are wired into 3 interrupt summary registers at 0x804, 0x805 and
|
|
|
|
|
* 0x806 ISA.
|
|
|
|
|
*
|
|
|
|
|
* In the table, -1 means don't assign an IRQ number. This is usually
|
|
|
|
|
* because it is the Saturn IO (SIO) PCI/ISA Bridge Chip.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-10-26 17:54:15 +03:00
|
|
|
static inline int
|
2011-06-10 18:30:21 +04:00
|
|
|
eb66p_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2017-10-26 17:54:15 +03:00
|
|
|
static char irq_tab[5][5] = {
|
2005-04-17 02:20:36 +04:00
|
|
|
/*INT INTA INTB INTC INTD */
|
|
|
|
|
{16+0, 16+0, 16+5, 16+9, 16+13}, /* IdSel 6, slot 0, J25 */
|
|
|
|
|
{16+1, 16+1, 16+6, 16+10, 16+14}, /* IdSel 7, slot 1, J26 */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 8, SIO */
|
|
|
|
|
{16+2, 16+2, 16+7, 16+11, 16+15}, /* IdSel 9, slot 2, J27 */
|
|
|
|
|
{16+3, 16+3, 16+8, 16+12, 16+6} /* IdSel 10, slot 3, J28 */
|
|
|
|
|
};
|
|
|
|
|
const long min_idsel = 6, max_idsel = 10, irqs_per_slot = 5;
|
|
|
|
|
return COMMON_TABLE_LOOKUP;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The AlphaPC64 is very similar to the EB66+ except that its slots
|
|
|
|
|
* are numbered differently. In the code below, I have used slot
|
|
|
|
|
* number to refer to the id select line and *not* the slot number
|
|
|
|
|
* used in the AlphaPC64 documentation. However, in the table, I've
|
|
|
|
|
* given the slot number, the id select line and the Jxx number that's
|
|
|
|
|
* printed on the board. The interrupt pins from the PCI slots are
|
|
|
|
|
* wired into 3 interrupt summary registers at 0x804, 0x805 and 0x806
|
|
|
|
|
* ISA.
|
|
|
|
|
*
|
|
|
|
|
* In the table, -1 means don't assign an IRQ number. This is usually
|
|
|
|
|
* because it is the Saturn IO (SIO) PCI/ISA Bridge Chip.
|
|
|
|
|
*/
|
|
|
|
|
|
2017-10-26 17:54:15 +03:00
|
|
|
static inline int
|
2011-06-10 18:30:21 +04:00
|
|
|
cabriolet_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2017-10-26 17:54:15 +03:00
|
|
|
static char irq_tab[5][5] = {
|
2005-04-17 02:20:36 +04:00
|
|
|
/*INT INTA INTB INTC INTD */
|
|
|
|
|
{ 16+2, 16+2, 16+7, 16+11, 16+15}, /* IdSel 5, slot 2, J21 */
|
|
|
|
|
{ 16+0, 16+0, 16+5, 16+9, 16+13}, /* IdSel 6, slot 0, J19 */
|
|
|
|
|
{ 16+1, 16+1, 16+6, 16+10, 16+14}, /* IdSel 7, slot 1, J20 */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 8, SIO */
|
|
|
|
|
{ 16+3, 16+3, 16+8, 16+12, 16+16} /* IdSel 9, slot 3, J22 */
|
|
|
|
|
};
|
|
|
|
|
const long min_idsel = 5, max_idsel = 9, irqs_per_slot = 5;
|
|
|
|
|
return COMMON_TABLE_LOOKUP;
|
|
|
|
|
}
|
|
|
|
|
|
2010-09-01 06:29:13 +04:00
|
|
|
static inline void __init
|
|
|
|
|
cabriolet_enable_ide(void)
|
|
|
|
|
{
|
|
|
|
|
if (pc873xx_probe() == -1) {
|
|
|
|
|
printk(KERN_ERR "Probing for PC873xx Super IO chip failed.\n");
|
|
|
|
|
} else {
|
|
|
|
|
printk(KERN_INFO "Found %s Super IO chip at 0x%x\n",
|
|
|
|
|
pc873xx_get_model(), pc873xx_get_base());
|
|
|
|
|
|
|
|
|
|
pc873xx_enable_ide();
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2005-04-17 02:20:36 +04:00
|
|
|
static inline void __init
|
|
|
|
|
cabriolet_init_pci(void)
|
|
|
|
|
{
|
|
|
|
|
common_init_pci();
|
2010-09-01 06:29:13 +04:00
|
|
|
cabriolet_enable_ide();
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void __init
|
|
|
|
|
cia_cab_init_pci(void)
|
|
|
|
|
{
|
|
|
|
|
cia_init_pci();
|
2010-09-01 06:29:13 +04:00
|
|
|
cabriolet_enable_ide();
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The PC164 and LX164 have 19 PCI interrupts, four from each of the four
|
|
|
|
|
* PCI slots, the SIO, PCI/IDE, and USB.
|
|
|
|
|
*
|
|
|
|
|
* Each of the interrupts can be individually masked. This is
|
|
|
|
|
* accomplished by setting the appropriate bit in the mask register.
|
|
|
|
|
* A bit is set by writing a "1" to the desired position in the mask
|
|
|
|
|
* register and cleared by writing a "0". There are 3 mask registers
|
|
|
|
|
* located at ISA address 804h, 805h and 806h.
|
|
|
|
|
*
|
|
|
|
|
* An I/O read at ISA address 804h, 805h, 806h will return the
|
|
|
|
|
* state of the 11 PCI interrupts and not the state of the MASKED
|
|
|
|
|
* interrupts.
|
|
|
|
|
*
|
|
|
|
|
* Note: A write to I/O 804h, 805h, and 806h the mask register will be
|
|
|
|
|
* updated.
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* ISA DATA<7:0>
|
|
|
|
|
* ISA +--------------------------------------------------------------+
|
|
|
|
|
* ADDRESS | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|
|
|
|
|
* +==============================================================+
|
|
|
|
|
* 0x804 | INTB0 | USB | IDE | SIO | INTA3 |INTA2 | INTA1 | INTA0 |
|
|
|
|
|
* +--------------------------------------------------------------+
|
|
|
|
|
* 0x805 | INTD0 | INTC3 | INTC2 | INTC1 | INTC0 |INTB3 | INTB2 | INTB1 |
|
|
|
|
|
* +--------------------------------------------------------------+
|
|
|
|
|
* 0x806 | Rsrv | Rsrv | Rsrv | Rsrv | Rsrv |INTD3 | INTD2 | INTD1 |
|
|
|
|
|
* +--------------------------------------------------------------+
|
|
|
|
|
* * Rsrv = reserved bits
|
|
|
|
|
* Note: The mask register is write-only.
|
|
|
|
|
*
|
|
|
|
|
* IdSel
|
|
|
|
|
* 5 32 bit PCI option slot 2
|
|
|
|
|
* 6 64 bit PCI option slot 0
|
|
|
|
|
* 7 64 bit PCI option slot 1
|
|
|
|
|
* 8 Saturn I/O
|
|
|
|
|
* 9 32 bit PCI option slot 3
|
|
|
|
|
* 10 USB
|
|
|
|
|
* 11 IDE
|
|
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
2017-10-26 17:54:15 +03:00
|
|
|
static inline int
|
2011-06-10 18:30:21 +04:00
|
|
|
alphapc164_map_irq(const struct pci_dev *dev, u8 slot, u8 pin)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2017-10-26 17:54:15 +03:00
|
|
|
static char irq_tab[7][5] = {
|
2005-04-17 02:20:36 +04:00
|
|
|
/*INT INTA INTB INTC INTD */
|
|
|
|
|
{ 16+2, 16+2, 16+9, 16+13, 16+17}, /* IdSel 5, slot 2, J20 */
|
|
|
|
|
{ 16+0, 16+0, 16+7, 16+11, 16+15}, /* IdSel 6, slot 0, J29 */
|
|
|
|
|
{ 16+1, 16+1, 16+8, 16+12, 16+16}, /* IdSel 7, slot 1, J26 */
|
|
|
|
|
{ -1, -1, -1, -1, -1}, /* IdSel 8, SIO */
|
|
|
|
|
{ 16+3, 16+3, 16+10, 16+14, 16+18}, /* IdSel 9, slot 3, J19 */
|
|
|
|
|
{ 16+6, 16+6, 16+6, 16+6, 16+6}, /* IdSel 10, USB */
|
|
|
|
|
{ 16+5, 16+5, 16+5, 16+5, 16+5} /* IdSel 11, IDE */
|
|
|
|
|
};
|
|
|
|
|
const long min_idsel = 5, max_idsel = 11, irqs_per_slot = 5;
|
|
|
|
|
return COMMON_TABLE_LOOKUP;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static inline void __init
|
|
|
|
|
alphapc164_init_pci(void)
|
|
|
|
|
{
|
|
|
|
|
cia_init_pci();
|
|
|
|
|
SMC93x_Init();
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The System Vector
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_CABRIOLET)
|
|
|
|
|
struct alpha_machine_vector cabriolet_mv __initmv = {
|
|
|
|
|
.vector_name = "Cabriolet",
|
|
|
|
|
DO_EV4_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_APECS_IO,
|
|
|
|
|
.machine_check = apecs_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 35,
|
|
|
|
|
.device_interrupt = cabriolet_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = apecs_init_arch,
|
|
|
|
|
.init_irq = cabriolet_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = cabriolet_init_pci,
|
|
|
|
|
.pci_map_irq = cabriolet_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
};
|
|
|
|
|
#ifndef CONFIG_ALPHA_EB64P
|
|
|
|
|
ALIAS_MV(cabriolet)
|
|
|
|
|
#endif
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB164)
|
|
|
|
|
struct alpha_machine_vector eb164_mv __initmv = {
|
|
|
|
|
.vector_name = "EB164",
|
|
|
|
|
DO_EV5_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_CIA_IO,
|
|
|
|
|
.machine_check = cia_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = CIA_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 35,
|
|
|
|
|
.device_interrupt = cabriolet_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = cia_init_arch,
|
|
|
|
|
.init_irq = cabriolet_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = cia_cab_init_pci,
|
|
|
|
|
.kill_arch = cia_kill_arch,
|
|
|
|
|
.pci_map_irq = cabriolet_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(eb164)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_EB66P)
|
|
|
|
|
struct alpha_machine_vector eb66p_mv __initmv = {
|
|
|
|
|
.vector_name = "EB66+",
|
|
|
|
|
DO_EV4_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_LCA_IO,
|
|
|
|
|
.machine_check = lca_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = APECS_AND_LCA_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 35,
|
|
|
|
|
.device_interrupt = cabriolet_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = lca_init_arch,
|
|
|
|
|
.init_irq = cabriolet_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = cabriolet_init_pci,
|
|
|
|
|
.pci_map_irq = eb66p_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(eb66p)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_LX164)
|
|
|
|
|
struct alpha_machine_vector lx164_mv __initmv = {
|
|
|
|
|
.vector_name = "LX164",
|
|
|
|
|
DO_EV5_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_PYXIS_IO,
|
|
|
|
|
.machine_check = cia_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = DEFAULT_MEM_BASE,
|
|
|
|
|
.pci_dac_offset = PYXIS_DAC_OFFSET,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 35,
|
|
|
|
|
.device_interrupt = cabriolet_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = pyxis_init_arch,
|
|
|
|
|
.init_irq = cabriolet_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = alphapc164_init_pci,
|
|
|
|
|
.kill_arch = cia_kill_arch,
|
|
|
|
|
.pci_map_irq = alphapc164_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(lx164)
|
|
|
|
|
#endif
|
|
|
|
|
|
|
|
|
|
#if defined(CONFIG_ALPHA_GENERIC) || defined(CONFIG_ALPHA_PC164)
|
|
|
|
|
struct alpha_machine_vector pc164_mv __initmv = {
|
|
|
|
|
.vector_name = "PC164",
|
|
|
|
|
DO_EV5_MMU,
|
|
|
|
|
DO_DEFAULT_RTC,
|
|
|
|
|
DO_CIA_IO,
|
|
|
|
|
.machine_check = cia_machine_check,
|
|
|
|
|
.max_isa_dma_address = ALPHA_MAX_ISA_DMA_ADDRESS,
|
|
|
|
|
.min_io_address = DEFAULT_IO_BASE,
|
|
|
|
|
.min_mem_address = CIA_DEFAULT_MEM_BASE,
|
|
|
|
|
|
|
|
|
|
.nr_irqs = 35,
|
|
|
|
|
.device_interrupt = pc164_device_interrupt,
|
|
|
|
|
|
|
|
|
|
.init_arch = cia_init_arch,
|
|
|
|
|
.init_irq = pc164_init_irq,
|
|
|
|
|
.init_rtc = common_init_rtc,
|
|
|
|
|
.init_pci = alphapc164_init_pci,
|
|
|
|
|
.kill_arch = cia_kill_arch,
|
|
|
|
|
.pci_map_irq = alphapc164_map_irq,
|
|
|
|
|
.pci_swizzle = common_swizzle,
|
|
|
|
|
};
|
|
|
|
|
ALIAS_MV(pc164)
|
|
|
|
|
#endif
|
