2018-01-10 18:21:13 +03:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0 */
|
2020-07-08 10:47:08 +03:00
|
|
|
/*
|
|
|
|
* Internals of the DMA direct mapping implementation. Only for use by the
|
|
|
|
* DMA mapping code and IOMMU drivers.
|
|
|
|
*/
|
2018-01-10 18:21:13 +03:00
|
|
|
#ifndef _LINUX_DMA_DIRECT_H
|
|
|
|
#define _LINUX_DMA_DIRECT_H 1
|
|
|
|
|
|
|
|
#include <linux/dma-mapping.h>
|
2020-09-22 16:36:11 +03:00
|
|
|
#include <linux/dma-map-ops.h>
|
2019-11-07 18:06:44 +03:00
|
|
|
#include <linux/memblock.h> /* for min_low_pfn */
|
2018-03-19 13:38:24 +03:00
|
|
|
#include <linux/mem_encrypt.h>
|
2020-07-08 10:47:08 +03:00
|
|
|
#include <linux/swiotlb.h>
|
2018-01-10 18:21:13 +03:00
|
|
|
|
2019-10-14 21:31:03 +03:00
|
|
|
extern unsigned int zone_dma_bits;
|
|
|
|
|
2020-09-17 19:43:40 +03:00
|
|
|
/*
|
|
|
|
* Record the mapping of CPU physical to DMA addresses for a given region.
|
|
|
|
*/
|
|
|
|
struct bus_dma_region {
|
|
|
|
phys_addr_t cpu_start;
|
|
|
|
dma_addr_t dma_start;
|
|
|
|
u64 size;
|
|
|
|
u64 offset;
|
|
|
|
};
|
|
|
|
|
|
|
|
static inline dma_addr_t translate_phys_to_dma(struct device *dev,
|
|
|
|
phys_addr_t paddr)
|
|
|
|
{
|
|
|
|
const struct bus_dma_region *m;
|
|
|
|
|
|
|
|
for (m = dev->dma_range_map; m->size; m++)
|
|
|
|
if (paddr >= m->cpu_start && paddr - m->cpu_start < m->size)
|
|
|
|
return (dma_addr_t)paddr - m->offset;
|
|
|
|
|
|
|
|
/* make sure dma_capable fails when no translation is available */
|
|
|
|
return DMA_MAPPING_ERROR;
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline phys_addr_t translate_dma_to_phys(struct device *dev,
|
|
|
|
dma_addr_t dma_addr)
|
|
|
|
{
|
|
|
|
const struct bus_dma_region *m;
|
|
|
|
|
|
|
|
for (m = dev->dma_range_map; m->size; m++)
|
|
|
|
if (dma_addr >= m->dma_start && dma_addr - m->dma_start < m->size)
|
|
|
|
return (phys_addr_t)dma_addr + m->offset;
|
|
|
|
|
|
|
|
return (phys_addr_t)-1;
|
|
|
|
}
|
|
|
|
|
2018-01-10 18:21:13 +03:00
|
|
|
#ifdef CONFIG_ARCH_HAS_PHYS_TO_DMA
|
|
|
|
#include <asm/dma-direct.h>
|
2020-08-17 18:34:03 +03:00
|
|
|
#ifndef phys_to_dma_unencrypted
|
|
|
|
#define phys_to_dma_unencrypted phys_to_dma
|
|
|
|
#endif
|
2018-01-10 18:21:13 +03:00
|
|
|
#else
|
2020-08-17 18:34:03 +03:00
|
|
|
static inline dma_addr_t phys_to_dma_unencrypted(struct device *dev,
|
|
|
|
phys_addr_t paddr)
|
2018-01-10 18:21:13 +03:00
|
|
|
{
|
2020-09-17 19:43:40 +03:00
|
|
|
if (dev->dma_range_map)
|
|
|
|
return translate_phys_to_dma(dev, paddr);
|
|
|
|
return paddr;
|
2018-01-10 18:21:13 +03:00
|
|
|
}
|
|
|
|
|
2020-08-17 18:34:03 +03:00
|
|
|
/*
|
|
|
|
* If memory encryption is supported, phys_to_dma will set the memory encryption
|
|
|
|
* bit in the DMA address, and dma_to_phys will clear it.
|
|
|
|
* phys_to_dma_unencrypted is for use on special unencrypted memory like swiotlb
|
|
|
|
* buffers.
|
|
|
|
*/
|
|
|
|
static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr)
|
|
|
|
{
|
|
|
|
return __sme_set(phys_to_dma_unencrypted(dev, paddr));
|
|
|
|
}
|
|
|
|
|
2020-09-17 19:43:40 +03:00
|
|
|
static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t dma_addr)
|
2018-01-10 18:21:13 +03:00
|
|
|
{
|
2020-09-17 19:43:40 +03:00
|
|
|
phys_addr_t paddr;
|
|
|
|
|
|
|
|
if (dev->dma_range_map)
|
|
|
|
paddr = translate_dma_to_phys(dev, dma_addr);
|
|
|
|
else
|
|
|
|
paddr = dma_addr;
|
2018-01-10 18:21:13 +03:00
|
|
|
|
2020-09-08 18:56:22 +03:00
|
|
|
return __sme_clr(paddr);
|
2018-01-10 18:21:13 +03:00
|
|
|
}
|
2019-11-12 19:06:04 +03:00
|
|
|
#endif /* !CONFIG_ARCH_HAS_PHYS_TO_DMA */
|
2018-01-10 18:21:13 +03:00
|
|
|
|
2019-07-10 22:01:19 +03:00
|
|
|
#ifdef CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED
|
|
|
|
bool force_dma_unencrypted(struct device *dev);
|
|
|
|
#else
|
|
|
|
static inline bool force_dma_unencrypted(struct device *dev)
|
|
|
|
{
|
|
|
|
return false;
|
|
|
|
}
|
|
|
|
#endif /* CONFIG_ARCH_HAS_FORCE_DMA_UNENCRYPTED */
|
|
|
|
|
2019-11-19 19:38:58 +03:00
|
|
|
static inline bool dma_capable(struct device *dev, dma_addr_t addr, size_t size,
|
|
|
|
bool is_ram)
|
2019-11-12 19:07:43 +03:00
|
|
|
{
|
|
|
|
dma_addr_t end = addr + size - 1;
|
|
|
|
|
2020-09-17 19:43:40 +03:00
|
|
|
if (addr == DMA_MAPPING_ERROR)
|
|
|
|
return false;
|
2019-11-19 19:38:58 +03:00
|
|
|
if (is_ram && !IS_ENABLED(CONFIG_ARCH_DMA_ADDR_T_64BIT) &&
|
2019-11-12 19:07:43 +03:00
|
|
|
min(addr, end) < phys_to_dma(dev, PFN_PHYS(min_low_pfn)))
|
|
|
|
return false;
|
|
|
|
|
2019-11-21 12:26:44 +03:00
|
|
|
return end <= min_not_zero(*dev->dma_mask, dev->bus_dma_limit);
|
2019-11-12 19:07:43 +03:00
|
|
|
}
|
|
|
|
|
2018-09-20 14:26:13 +03:00
|
|
|
u64 dma_direct_get_required_mask(struct device *dev);
|
2017-12-23 15:46:06 +03:00
|
|
|
void *dma_direct_alloc(struct device *dev, size_t size, dma_addr_t *dma_handle,
|
|
|
|
gfp_t gfp, unsigned long attrs);
|
|
|
|
void dma_direct_free(struct device *dev, size_t size, void *cpu_addr,
|
|
|
|
dma_addr_t dma_addr, unsigned long attrs);
|
2020-09-01 14:34:33 +03:00
|
|
|
struct page *dma_direct_alloc_pages(struct device *dev, size_t size,
|
|
|
|
dma_addr_t *dma_handle, enum dma_data_direction dir, gfp_t gfp);
|
|
|
|
void dma_direct_free_pages(struct device *dev, size_t size,
|
|
|
|
struct page *page, dma_addr_t dma_addr,
|
|
|
|
enum dma_data_direction dir);
|
2017-12-24 17:04:32 +03:00
|
|
|
int dma_direct_supported(struct device *dev, u64 mask);
|
2020-07-08 10:45:11 +03:00
|
|
|
dma_addr_t dma_direct_map_resource(struct device *dev, phys_addr_t paddr,
|
|
|
|
size_t size, enum dma_data_direction dir, unsigned long attrs);
|
|
|
|
|
2018-01-10 18:21:13 +03:00
|
|
|
#endif /* _LINUX_DMA_DIRECT_H */
|