2018-11-05 23:27:27 +03:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
2015-07-07 17:58:36 +03:00
|
|
|
/*
|
|
|
|
* Copyright (C) 2015 Altera Corporation. All rights reserved.
|
|
|
|
*/
|
|
|
|
|
|
|
|
/dts-v1/;
|
|
|
|
#include "socfpga_arria10_socdk.dtsi"
|
|
|
|
|
|
|
|
&nand {
|
|
|
|
status = "okay";
|
|
|
|
|
2019-06-21 14:23:06 +03:00
|
|
|
nand@0 {
|
|
|
|
reg = <0>;
|
|
|
|
#address-cells = <1>;
|
|
|
|
#size-cells = <1>;
|
|
|
|
|
|
|
|
partition@0 {
|
|
|
|
label = "Boot and fpga data";
|
2020-02-13 21:00:27 +03:00
|
|
|
reg = <0x0 0x02000000>;
|
2019-06-21 14:23:06 +03:00
|
|
|
};
|
|
|
|
partition@1c00000 {
|
|
|
|
label = "Root Filesystem - JFFS2";
|
2020-02-13 21:00:27 +03:00
|
|
|
reg = <0x02000000 0x06000000>;
|
2019-06-21 14:23:06 +03:00
|
|
|
};
|
2015-07-07 17:58:36 +03:00
|
|
|
};
|
|
|
|
};
|