blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-07 01:50:22 +04:00
|
|
|
#ifndef _BLACKFIN_DMA_MAPPING_H
|
|
|
|
#define _BLACKFIN_DMA_MAPPING_H
|
|
|
|
|
|
|
|
#include <asm/scatterlist.h>
|
|
|
|
|
|
|
|
void dma_alloc_init(unsigned long start, unsigned long end);
|
|
|
|
void *dma_alloc_coherent(struct device *dev, size_t size,
|
|
|
|
dma_addr_t *dma_handle, gfp_t gfp);
|
|
|
|
void dma_free_coherent(struct device *dev, size_t size, void *vaddr,
|
|
|
|
dma_addr_t dma_handle);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Now for the API extensions over the pci_ one
|
|
|
|
*/
|
|
|
|
#define dma_alloc_noncoherent(d, s, h, f) dma_alloc_coherent(d, s, h, f)
|
|
|
|
#define dma_free_noncoherent(d, s, v, h) dma_free_coherent(d, s, v, h)
|
|
|
|
|
2007-06-21 07:34:16 +04:00
|
|
|
#define dma_mapping_error
|
|
|
|
|
blackfin architecture
This adds support for the Analog Devices Blackfin processor architecture, and
currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561
(Dual Core) devices, with a variety of development platforms including those
avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP,
BF561-EZKIT), and Bluetechnix! Tinyboards.
The Blackfin architecture was jointly developed by Intel and Analog Devices
Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in
December of 2000. Since then ADI has put this core into its Blackfin
processor family of devices. The Blackfin core has the advantages of a clean,
orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC
(Multiply/Accumulate), state-of-the-art signal processing engine and
single-instruction, multiple-data (SIMD) multimedia capabilities into a single
instruction-set architecture.
The Blackfin architecture, including the instruction set, is described by the
ADSP-BF53x/BF56x Blackfin Processor Programming Reference
http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf
The Blackfin processor is already supported by major releases of gcc, and
there are binary and source rpms/tarballs for many architectures at:
http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete
documentation, including "getting started" guides available at:
http://docs.blackfin.uclinux.org/ which provides links to the sources and
patches you will need in order to set up a cross-compiling environment for
bfin-linux-uclibc
This patch, as well as the other patches (toolchain, distribution,
uClibc) are actively supported by Analog Devices Inc, at:
http://blackfin.uclinux.org/
We have tested this on LTP, and our test plan (including pass/fails) can
be found at:
http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel
[m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files]
Signed-off-by: Bryan Wu <bryan.wu@analog.com>
Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl>
Signed-off-by: Aubrey Li <aubrey.li@analog.com>
Signed-off-by: Jie Zhang <jie.zhang@analog.com>
Signed-off-by: Andrew Morton <akpm@linux-foundation.org>
Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
2007-05-07 01:50:22 +04:00
|
|
|
/*
|
|
|
|
* Map a single buffer of the indicated size for DMA in streaming mode.
|
|
|
|
* The 32-bit bus address to use is returned.
|
|
|
|
*
|
|
|
|
* Once the device is given the dma address, the device owns this memory
|
|
|
|
* until either pci_unmap_single or pci_dma_sync_single is performed.
|
|
|
|
*/
|
|
|
|
extern dma_addr_t dma_map_single(struct device *dev, void *ptr, size_t size,
|
|
|
|
enum dma_data_direction direction);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Unmap a single streaming mode DMA translation. The dma_addr and size
|
|
|
|
* must match what was provided for in a previous pci_map_single call. All
|
|
|
|
* other usages are undefined.
|
|
|
|
*
|
|
|
|
* After this call, reads by the cpu to the buffer are guarenteed to see
|
|
|
|
* whatever the device wrote there.
|
|
|
|
*/
|
|
|
|
extern void dma_unmap_single(struct device *dev, dma_addr_t dma_addr, size_t size,
|
|
|
|
enum dma_data_direction direction);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Map a set of buffers described by scatterlist in streaming
|
|
|
|
* mode for DMA. This is the scather-gather version of the
|
|
|
|
* above pci_map_single interface. Here the scatter gather list
|
|
|
|
* elements are each tagged with the appropriate dma address
|
|
|
|
* and length. They are obtained via sg_dma_{address,length}(SG).
|
|
|
|
*
|
|
|
|
* NOTE: An implementation may be able to use a smaller number of
|
|
|
|
* DMA address/length pairs than there are SG table elements.
|
|
|
|
* (for example via virtual mapping capabilities)
|
|
|
|
* The routine returns the number of addr/length pairs actually
|
|
|
|
* used, at most nents.
|
|
|
|
*
|
|
|
|
* Device ownership issues as mentioned above for pci_map_single are
|
|
|
|
* the same here.
|
|
|
|
*/
|
|
|
|
extern int dma_map_sg(struct device *dev, struct scatterlist *sg, int nents,
|
|
|
|
enum dma_data_direction direction);
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Unmap a set of streaming mode DMA translations.
|
|
|
|
* Again, cpu read rules concerning calls here are the same as for
|
|
|
|
* pci_unmap_single() above.
|
|
|
|
*/
|
|
|
|
extern void dma_unmap_sg(struct device *dev, struct scatterlist *sg,
|
|
|
|
int nhwentries, enum dma_data_direction direction);
|
|
|
|
|
|
|
|
#endif /* _BLACKFIN_DMA_MAPPING_H */
|