2019-06-04 11:11:33 +03:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2014-11-08 17:33:09 +03:00
|
|
|
/*
|
|
|
|
* MMC definitions for OMAP2
|
|
|
|
*
|
|
|
|
* Copyright (C) 2006 Nokia Corporation
|
|
|
|
*/
|
|
|
|
|
|
|
|
/*
|
|
|
|
* struct omap_hsmmc_dev_attr.flags possibilities
|
|
|
|
*
|
|
|
|
* OMAP_HSMMC_SUPPORTS_DUAL_VOLT: Some HSMMC controller instances can
|
|
|
|
* operate with either 1.8Vdc or 3.0Vdc card voltages; this flag
|
|
|
|
* should be set if this is the case. See for example Section 22.5.3
|
|
|
|
* "MMC/SD/SDIO1 Bus Voltage Selection" of the OMAP34xx Multimedia
|
|
|
|
* Device Silicon Revision 3.1.x Revision ZR (July 2011) (SWPU223R).
|
|
|
|
*
|
|
|
|
* OMAP_HSMMC_BROKEN_MULTIBLOCK_READ: Multiple-block read transfers
|
|
|
|
* don't work correctly on some MMC controller instances on some
|
|
|
|
* OMAP3 SoCs; this flag should be set if this is the case. See
|
|
|
|
* for example Advisory 2.1.1.128 "MMC: Multiple Block Read
|
|
|
|
* Operation Issue" in _OMAP3530/3525/3515/3503 Silicon Errata_
|
|
|
|
* Revision F (October 2010) (SPRZ278F).
|
|
|
|
*/
|
|
|
|
#define OMAP_HSMMC_SUPPORTS_DUAL_VOLT BIT(0)
|
|
|
|
#define OMAP_HSMMC_BROKEN_MULTIBLOCK_READ BIT(1)
|
|
|
|
#define OMAP_HSMMC_SWAKEUP_MISSING BIT(2)
|
|
|
|
|
|
|
|
struct omap_hsmmc_dev_attr {
|
|
|
|
u8 flags;
|
|
|
|
};
|
|
|
|
|
|
|
|
struct mmc_card;
|
|
|
|
|
|
|
|
struct omap_hsmmc_platform_data {
|
|
|
|
/* back-link to device */
|
|
|
|
struct device *dev;
|
|
|
|
|
|
|
|
/* set if your board has components or wiring that limits the
|
|
|
|
* maximum frequency on the MMC bus */
|
|
|
|
unsigned int max_freq;
|
|
|
|
|
|
|
|
/* Integrating attributes from the omap_hwmod layer */
|
|
|
|
u8 controller_flags;
|
|
|
|
|
|
|
|
/* Register offset deviation */
|
|
|
|
u16 reg_offset;
|
|
|
|
|
2014-11-08 17:33:14 +03:00
|
|
|
/*
|
|
|
|
* 4/8 wires and any additional host capabilities
|
|
|
|
* need to OR'd all capabilities (ref. linux/mmc/host.h)
|
|
|
|
*/
|
|
|
|
u32 caps; /* Used for the MMC driver on 2430 and later */
|
|
|
|
u32 pm_caps; /* PM capabilities of the mmc */
|
2014-11-08 17:33:09 +03:00
|
|
|
|
2014-11-08 17:33:14 +03:00
|
|
|
/* nonremovable e.g. eMMC */
|
|
|
|
unsigned nonremovable:1;
|
2014-11-08 17:33:09 +03:00
|
|
|
|
2014-11-08 17:33:14 +03:00
|
|
|
/* eMMC does not handle power off when not in sleep state */
|
|
|
|
unsigned no_regulator_off_init:1;
|
2014-11-08 17:33:09 +03:00
|
|
|
|
2014-11-08 17:33:14 +03:00
|
|
|
/* we can put the features above into this variable */
|
2014-11-08 17:33:09 +03:00
|
|
|
#define HSMMC_HAS_PBIAS (1 << 0)
|
|
|
|
#define HSMMC_HAS_UPDATED_RESET (1 << 1)
|
|
|
|
#define HSMMC_HAS_HSPE_SUPPORT (1 << 2)
|
2014-11-08 17:33:14 +03:00
|
|
|
unsigned features;
|
|
|
|
|
2017-08-10 19:02:37 +03:00
|
|
|
/* string specifying a particular variant of hardware */
|
|
|
|
char *version;
|
|
|
|
|
2014-11-08 17:33:14 +03:00
|
|
|
const char *name;
|
|
|
|
u32 ocr_mask;
|
2014-11-08 17:33:09 +03:00
|
|
|
};
|