2014-07-03 04:02:37 +04:00
|
|
|
/*
|
|
|
|
|
* Copyright (c) 2014 MundoReader S.L.
|
|
|
|
|
* Author: Heiko Stuebner <heiko@sntech.de>
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
|
* (at your option) any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/clk-provider.h>
|
|
|
|
|
#include <linux/of.h>
|
|
|
|
|
#include <linux/of_address.h>
|
2014-11-07 16:49:33 +03:00
|
|
|
#include <linux/syscore_ops.h>
|
2014-07-03 04:02:37 +04:00
|
|
|
#include <dt-bindings/clock/rk3288-cru.h>
|
|
|
|
|
#include "clk.h"
|
|
|
|
|
|
|
|
|
|
#define RK3288_GRF_SOC_CON(x) (0x244 + x * 4)
|
2014-09-02 01:56:28 +04:00
|
|
|
#define RK3288_GRF_SOC_STATUS1 0x284
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
enum rk3288_plls {
|
|
|
|
|
apll, dpll, cpll, gpll, npll,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
struct rockchip_pll_rate_table rk3288_pll_rates[] = {
|
|
|
|
|
RK3066_PLL_RATE(2208000000, 1, 92, 1),
|
|
|
|
|
RK3066_PLL_RATE(2184000000, 1, 91, 1),
|
|
|
|
|
RK3066_PLL_RATE(2160000000, 1, 90, 1),
|
|
|
|
|
RK3066_PLL_RATE(2136000000, 1, 89, 1),
|
|
|
|
|
RK3066_PLL_RATE(2112000000, 1, 88, 1),
|
|
|
|
|
RK3066_PLL_RATE(2088000000, 1, 87, 1),
|
|
|
|
|
RK3066_PLL_RATE(2064000000, 1, 86, 1),
|
|
|
|
|
RK3066_PLL_RATE(2040000000, 1, 85, 1),
|
|
|
|
|
RK3066_PLL_RATE(2016000000, 1, 84, 1),
|
|
|
|
|
RK3066_PLL_RATE(1992000000, 1, 83, 1),
|
|
|
|
|
RK3066_PLL_RATE(1968000000, 1, 82, 1),
|
|
|
|
|
RK3066_PLL_RATE(1944000000, 1, 81, 1),
|
|
|
|
|
RK3066_PLL_RATE(1920000000, 1, 80, 1),
|
|
|
|
|
RK3066_PLL_RATE(1896000000, 1, 79, 1),
|
|
|
|
|
RK3066_PLL_RATE(1872000000, 1, 78, 1),
|
|
|
|
|
RK3066_PLL_RATE(1848000000, 1, 77, 1),
|
|
|
|
|
RK3066_PLL_RATE(1824000000, 1, 76, 1),
|
|
|
|
|
RK3066_PLL_RATE(1800000000, 1, 75, 1),
|
|
|
|
|
RK3066_PLL_RATE(1776000000, 1, 74, 1),
|
|
|
|
|
RK3066_PLL_RATE(1752000000, 1, 73, 1),
|
|
|
|
|
RK3066_PLL_RATE(1728000000, 1, 72, 1),
|
|
|
|
|
RK3066_PLL_RATE(1704000000, 1, 71, 1),
|
|
|
|
|
RK3066_PLL_RATE(1680000000, 1, 70, 1),
|
|
|
|
|
RK3066_PLL_RATE(1656000000, 1, 69, 1),
|
|
|
|
|
RK3066_PLL_RATE(1632000000, 1, 68, 1),
|
|
|
|
|
RK3066_PLL_RATE(1608000000, 1, 67, 1),
|
|
|
|
|
RK3066_PLL_RATE(1560000000, 1, 65, 1),
|
|
|
|
|
RK3066_PLL_RATE(1512000000, 1, 63, 1),
|
|
|
|
|
RK3066_PLL_RATE(1488000000, 1, 62, 1),
|
|
|
|
|
RK3066_PLL_RATE(1464000000, 1, 61, 1),
|
|
|
|
|
RK3066_PLL_RATE(1440000000, 1, 60, 1),
|
|
|
|
|
RK3066_PLL_RATE(1416000000, 1, 59, 1),
|
|
|
|
|
RK3066_PLL_RATE(1392000000, 1, 58, 1),
|
|
|
|
|
RK3066_PLL_RATE(1368000000, 1, 57, 1),
|
|
|
|
|
RK3066_PLL_RATE(1344000000, 1, 56, 1),
|
|
|
|
|
RK3066_PLL_RATE(1320000000, 1, 55, 1),
|
|
|
|
|
RK3066_PLL_RATE(1296000000, 1, 54, 1),
|
|
|
|
|
RK3066_PLL_RATE(1272000000, 1, 53, 1),
|
|
|
|
|
RK3066_PLL_RATE(1248000000, 1, 52, 1),
|
|
|
|
|
RK3066_PLL_RATE(1224000000, 1, 51, 1),
|
|
|
|
|
RK3066_PLL_RATE(1200000000, 1, 50, 1),
|
|
|
|
|
RK3066_PLL_RATE(1188000000, 2, 99, 1),
|
|
|
|
|
RK3066_PLL_RATE(1176000000, 1, 49, 1),
|
|
|
|
|
RK3066_PLL_RATE(1128000000, 1, 47, 1),
|
|
|
|
|
RK3066_PLL_RATE(1104000000, 1, 46, 1),
|
|
|
|
|
RK3066_PLL_RATE(1008000000, 1, 84, 2),
|
|
|
|
|
RK3066_PLL_RATE( 912000000, 1, 76, 2),
|
|
|
|
|
RK3066_PLL_RATE( 891000000, 8, 594, 2),
|
|
|
|
|
RK3066_PLL_RATE( 888000000, 1, 74, 2),
|
|
|
|
|
RK3066_PLL_RATE( 816000000, 1, 68, 2),
|
|
|
|
|
RK3066_PLL_RATE( 798000000, 2, 133, 2),
|
|
|
|
|
RK3066_PLL_RATE( 792000000, 1, 66, 2),
|
|
|
|
|
RK3066_PLL_RATE( 768000000, 1, 64, 2),
|
|
|
|
|
RK3066_PLL_RATE( 742500000, 8, 495, 2),
|
|
|
|
|
RK3066_PLL_RATE( 696000000, 1, 58, 2),
|
|
|
|
|
RK3066_PLL_RATE( 600000000, 1, 50, 2),
|
clk: rockchip: change PLL setting for better clock jitter
dclk_vop0/1 is the source of HDMI TMDS clock in rk3288, usually we
use 594MHz for clock source of dclk_vop0/1.
HDMI CTS 7-9 require TMDS Clock jitter is lower than 0.25*Tbit:
TMDS clock(MHz) CTS require jitter (ps)
297 84.2
148.5 168
74.25 336
27 1247
PLL BW and VCO frequency effects the jitter of PLL output clock,
clock jitter is better if BW is lower or VCO frequency is higher.
If PLL use default setting of RK3066_PLL_RATE( 594000000, 2, 198, 4),
the TMDS Clock jitter is higher than 250ps, which means we can't
pass the test when TMDS clock is 297MHz or 148.5MHz.
If we use RK3066_PLL_RATE_BWADJ(594000000, 1, 198, 8, 1),
the TMDS Clock jitter is about 60ps and we can pass all test case.
So we need this patch to make hdmi si test pass.
Signed-off-by: Kever Yang <kever.yang@rock-chips.com>
Reviewed-by: Doug Anderson <dianders@chromium.org>
Signed-off-by: Heiko Stuebner <heiko@sntech.de>
2014-10-10 09:23:57 +04:00
|
|
|
RK3066_PLL_RATE_BWADJ(594000000, 1, 198, 8, 1),
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3066_PLL_RATE( 552000000, 1, 46, 2),
|
|
|
|
|
RK3066_PLL_RATE( 504000000, 1, 84, 4),
|
2014-10-10 08:50:29 +04:00
|
|
|
RK3066_PLL_RATE( 500000000, 3, 125, 2),
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3066_PLL_RATE( 456000000, 1, 76, 4),
|
|
|
|
|
RK3066_PLL_RATE( 408000000, 1, 68, 4),
|
2014-10-10 08:50:29 +04:00
|
|
|
RK3066_PLL_RATE( 400000000, 3, 100, 2),
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3066_PLL_RATE( 384000000, 2, 128, 4),
|
|
|
|
|
RK3066_PLL_RATE( 360000000, 1, 60, 4),
|
|
|
|
|
RK3066_PLL_RATE( 312000000, 1, 52, 4),
|
|
|
|
|
RK3066_PLL_RATE( 300000000, 1, 50, 4),
|
|
|
|
|
RK3066_PLL_RATE( 297000000, 2, 198, 8),
|
|
|
|
|
RK3066_PLL_RATE( 252000000, 1, 84, 8),
|
|
|
|
|
RK3066_PLL_RATE( 216000000, 1, 72, 8),
|
|
|
|
|
RK3066_PLL_RATE( 148500000, 2, 99, 8),
|
|
|
|
|
RK3066_PLL_RATE( 126000000, 1, 84, 16),
|
|
|
|
|
RK3066_PLL_RATE( 48000000, 1, 64, 32),
|
|
|
|
|
{ /* sentinel */ },
|
|
|
|
|
};
|
|
|
|
|
|
2014-09-05 13:25:03 +04:00
|
|
|
#define RK3288_DIV_ACLK_CORE_M0_MASK 0xf
|
|
|
|
|
#define RK3288_DIV_ACLK_CORE_M0_SHIFT 0
|
|
|
|
|
#define RK3288_DIV_ACLK_CORE_MP_MASK 0xf
|
|
|
|
|
#define RK3288_DIV_ACLK_CORE_MP_SHIFT 4
|
|
|
|
|
#define RK3288_DIV_L2RAM_MASK 0x7
|
|
|
|
|
#define RK3288_DIV_L2RAM_SHIFT 0
|
|
|
|
|
#define RK3288_DIV_ATCLK_MASK 0x1f
|
|
|
|
|
#define RK3288_DIV_ATCLK_SHIFT 4
|
|
|
|
|
#define RK3288_DIV_PCLK_DBGPRE_MASK 0x1f
|
|
|
|
|
#define RK3288_DIV_PCLK_DBGPRE_SHIFT 9
|
|
|
|
|
|
|
|
|
|
#define RK3288_CLKSEL0(_core_m0, _core_mp) \
|
|
|
|
|
{ \
|
|
|
|
|
.reg = RK3288_CLKSEL_CON(0), \
|
|
|
|
|
.val = HIWORD_UPDATE(_core_m0, RK3288_DIV_ACLK_CORE_M0_MASK, \
|
|
|
|
|
RK3288_DIV_ACLK_CORE_M0_SHIFT) | \
|
|
|
|
|
HIWORD_UPDATE(_core_mp, RK3288_DIV_ACLK_CORE_MP_MASK, \
|
|
|
|
|
RK3288_DIV_ACLK_CORE_MP_SHIFT), \
|
|
|
|
|
}
|
|
|
|
|
#define RK3288_CLKSEL37(_l2ram, _atclk, _pclk_dbg_pre) \
|
|
|
|
|
{ \
|
|
|
|
|
.reg = RK3288_CLKSEL_CON(37), \
|
|
|
|
|
.val = HIWORD_UPDATE(_l2ram, RK3288_DIV_L2RAM_MASK, \
|
|
|
|
|
RK3288_DIV_L2RAM_SHIFT) | \
|
|
|
|
|
HIWORD_UPDATE(_atclk, RK3288_DIV_ATCLK_MASK, \
|
|
|
|
|
RK3288_DIV_ATCLK_SHIFT) | \
|
|
|
|
|
HIWORD_UPDATE(_pclk_dbg_pre, \
|
|
|
|
|
RK3288_DIV_PCLK_DBGPRE_MASK, \
|
|
|
|
|
RK3288_DIV_PCLK_DBGPRE_SHIFT), \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#define RK3288_CPUCLK_RATE(_prate, _core_m0, _core_mp, _l2ram, _atclk, _pdbg) \
|
|
|
|
|
{ \
|
|
|
|
|
.prate = _prate, \
|
|
|
|
|
.divs = { \
|
|
|
|
|
RK3288_CLKSEL0(_core_m0, _core_mp), \
|
|
|
|
|
RK3288_CLKSEL37(_l2ram, _atclk, _pdbg), \
|
|
|
|
|
}, \
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static struct rockchip_cpuclk_rate_table rk3288_cpuclk_rates[] __initdata = {
|
|
|
|
|
RK3288_CPUCLK_RATE(1800000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1704000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1608000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1512000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1416000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1200000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE(1008000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 816000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 696000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 600000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 408000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 312000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 216000000, 2, 4, 2, 4, 4),
|
|
|
|
|
RK3288_CPUCLK_RATE( 126000000, 2, 4, 2, 4, 4),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static const struct rockchip_cpuclk_reg_data rk3288_cpuclk_data = {
|
|
|
|
|
.core_reg = RK3288_CLKSEL_CON(0),
|
|
|
|
|
.div_core_shift = 8,
|
|
|
|
|
.div_core_mask = 0x1f,
|
|
|
|
|
.mux_core_shift = 15,
|
|
|
|
|
};
|
|
|
|
|
|
2014-07-03 04:02:37 +04:00
|
|
|
PNAME(mux_pll_p) = { "xin24m", "xin32k" };
|
|
|
|
|
PNAME(mux_armclk_p) = { "apll_core", "gpll_core" };
|
|
|
|
|
PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr" };
|
|
|
|
|
PNAME(mux_aclk_cpu_src_p) = { "cpll_aclk_cpu", "gpll_aclk_cpu" };
|
|
|
|
|
|
|
|
|
|
PNAME(mux_pll_src_cpll_gpll_p) = { "cpll", "gpll" };
|
|
|
|
|
PNAME(mux_pll_src_npll_cpll_gpll_p) = { "npll", "cpll", "gpll" };
|
|
|
|
|
PNAME(mux_pll_src_cpll_gpll_npll_p) = { "cpll", "gpll", "npll" };
|
2014-10-17 02:46:36 +04:00
|
|
|
PNAME(mux_pll_src_cpll_gpll_usb480m_p) = { "cpll", "gpll", "usbphy480m_src" };
|
|
|
|
|
PNAME(mux_pll_src_cpll_gll_usb_npll_p) = { "cpll", "gpll", "usbphy480m_src", "npll" };
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
PNAME(mux_mmc_src_p) = { "cpll", "gpll", "xin24m", "xin24m" };
|
|
|
|
|
PNAME(mux_i2s_pre_p) = { "i2s_src", "i2s_frac", "ext_i2s", "xin12m" };
|
|
|
|
|
PNAME(mux_i2s_clkout_p) = { "i2s_pre", "xin12m" };
|
|
|
|
|
PNAME(mux_spdif_p) = { "spdif_pre", "spdif_frac", "xin12m" };
|
|
|
|
|
PNAME(mux_spdif_8ch_p) = { "spdif_8ch_pre", "spdif_8ch_frac", "xin12m" };
|
|
|
|
|
PNAME(mux_uart0_p) = { "uart0_src", "uart0_frac", "xin24m" };
|
|
|
|
|
PNAME(mux_uart1_p) = { "uart1_src", "uart1_frac", "xin24m" };
|
|
|
|
|
PNAME(mux_uart2_p) = { "uart2_src", "uart2_frac", "xin24m" };
|
|
|
|
|
PNAME(mux_uart3_p) = { "uart3_src", "uart3_frac", "xin24m" };
|
|
|
|
|
PNAME(mux_uart4_p) = { "uart4_src", "uart4_frac", "xin24m" };
|
|
|
|
|
PNAME(mux_cif_out_p) = { "cif_src", "xin24m" };
|
|
|
|
|
PNAME(mux_macref_p) = { "mac_src", "ext_gmac" };
|
|
|
|
|
PNAME(mux_hsadcout_p) = { "hsadc_src", "ext_hsadc" };
|
|
|
|
|
PNAME(mux_edp_24m_p) = { "ext_edp_24m", "xin24m" };
|
|
|
|
|
PNAME(mux_tspout_p) = { "cpll", "gpll", "npll", "xin27m" };
|
|
|
|
|
|
2014-11-13 11:11:49 +03:00
|
|
|
PNAME(mux_usbphy480m_p) = { "sclk_otgphy1", "sclk_otgphy2",
|
|
|
|
|
"sclk_otgphy0" };
|
2014-07-03 04:02:37 +04:00
|
|
|
PNAME(mux_hsicphy480m_p) = { "cpll", "gpll", "usbphy480m_src" };
|
|
|
|
|
PNAME(mux_hsicphy12m_p) = { "hsicphy12m_xin12m", "hsicphy12m_usbphy" };
|
|
|
|
|
|
|
|
|
|
static struct rockchip_pll_clock rk3288_pll_clks[] __initdata = {
|
|
|
|
|
[apll] = PLL(pll_rk3066, PLL_APLL, "apll", mux_pll_p, 0, RK3288_PLL_CON(0),
|
2014-11-20 22:38:50 +03:00
|
|
|
RK3288_MODE_CON, 0, 6, 0, rk3288_pll_rates),
|
2014-07-03 04:02:37 +04:00
|
|
|
[dpll] = PLL(pll_rk3066, PLL_DPLL, "dpll", mux_pll_p, 0, RK3288_PLL_CON(4),
|
2014-11-20 22:38:50 +03:00
|
|
|
RK3288_MODE_CON, 4, 5, 0, NULL),
|
2014-07-03 04:02:37 +04:00
|
|
|
[cpll] = PLL(pll_rk3066, PLL_CPLL, "cpll", mux_pll_p, 0, RK3288_PLL_CON(8),
|
2014-11-20 22:38:53 +03:00
|
|
|
RK3288_MODE_CON, 8, 7, ROCKCHIP_PLL_SYNC_RATE, rk3288_pll_rates),
|
2014-07-03 04:02:37 +04:00
|
|
|
[gpll] = PLL(pll_rk3066, PLL_GPLL, "gpll", mux_pll_p, 0, RK3288_PLL_CON(12),
|
2014-11-20 22:38:53 +03:00
|
|
|
RK3288_MODE_CON, 12, 8, ROCKCHIP_PLL_SYNC_RATE, rk3288_pll_rates),
|
2014-07-03 04:02:37 +04:00
|
|
|
[npll] = PLL(pll_rk3066, PLL_NPLL, "npll", mux_pll_p, 0, RK3288_PLL_CON(16),
|
2014-11-20 22:38:53 +03:00
|
|
|
RK3288_MODE_CON, 14, 9, ROCKCHIP_PLL_SYNC_RATE, rk3288_pll_rates),
|
2014-07-03 04:02:37 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct clk_div_table div_hclk_cpu_t[] = {
|
|
|
|
|
{ .val = 0, .div = 1 },
|
|
|
|
|
{ .val = 1, .div = 2 },
|
|
|
|
|
{ .val = 3, .div = 4 },
|
|
|
|
|
{ /* sentinel */},
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
#define MFLAGS CLK_MUX_HIWORD_MASK
|
|
|
|
|
#define DFLAGS CLK_DIVIDER_HIWORD_MASK
|
|
|
|
|
#define GFLAGS (CLK_GATE_HIWORD_MASK | CLK_GATE_SET_TO_DISABLE)
|
|
|
|
|
|
|
|
|
|
static struct rockchip_clk_branch rk3288_clk_branches[] __initdata = {
|
|
|
|
|
/*
|
|
|
|
|
* Clock-Architecture Diagram 1
|
|
|
|
|
*/
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "apll_core", "apll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 1, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "gpll_core", "gpll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 2, GFLAGS),
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "armcore0", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(36), 0, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 0, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "armcore1", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(36), 4, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 1, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "armcore2", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(36), 8, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 2, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "armcore3", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(36), 12, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 3, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "l2ram", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(37), 0, 3, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 4, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "aclk_core_m0", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(0), 0, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 5, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "aclk_core_mp", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(0), 4, 4, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 6, GFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "atclk", "armclk", 0,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(37), 4, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 7, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "pclk_dbg_pre", "armclk", CLK_IGNORE_UNUSED,
|
2014-09-04 23:43:17 +04:00
|
|
|
RK3288_CLKSEL_CON(37), 9, 5, DFLAGS | CLK_DIVIDER_READ_ONLY,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 8, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_dbg", "pclk_dbg_pre", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(12), 9, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "cs_dbg", "pclk_dbg_pre", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(12), 10, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_core_niu", "pclk_dbg_pre", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(12), 11, GFLAGS),
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "dpll_ddr", "dpll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 8, GFLAGS),
|
|
|
|
|
GATE(0, "gpll_ddr", "gpll", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(0), 9, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOGATE(0, "ddrphy", mux_ddrphy_p, CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(26), 2, 1, MFLAGS, 0, 2,
|
|
|
|
|
DFLAGS | CLK_DIVIDER_POWER_OF_TWO),
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "gpll_aclk_cpu", "gpll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 10, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "cpll_aclk_cpu", "cpll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 11, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOGATE(0, "aclk_cpu_src", mux_aclk_cpu_src_p, CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(1), 15, 1, MFLAGS, 3, 5, DFLAGS),
|
2014-10-06 21:15:27 +04:00
|
|
|
DIV(0, "aclk_cpu_pre", "aclk_cpu_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(1), 0, 3, DFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(ACLK_CPU, "aclk_cpu", "aclk_cpu_pre", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 3, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(PCLK_CPU, "pclk_cpu", "aclk_cpu_pre", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(1), 12, 3, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(0), 5, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX_DIVTBL(HCLK_CPU, "hclk_cpu", "aclk_cpu_pre", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(1), 8, 2, DFLAGS, div_hclk_cpu_t,
|
|
|
|
|
RK3288_CLKGATE_CON(0), 4, GFLAGS),
|
|
|
|
|
GATE(0, "c2c_host", "aclk_cpu_src", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 8, GFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "crypto", "aclk_cpu_pre", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(26), 6, 2, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 4, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "aclk_bus_2pmu", "aclk_cpu_pre", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(0), 7, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(0, "i2s_src", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(4), 15, 1, MFLAGS, 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 1, GFLAGS),
|
2014-09-30 07:12:04 +04:00
|
|
|
COMPOSITE_FRAC(0, "i2s_frac", "i2s_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(8), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 2, GFLAGS),
|
2014-09-30 07:12:04 +04:00
|
|
|
MUX(0, "i2s_pre", mux_i2s_pre_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(4), 8, 2, MFLAGS),
|
2014-11-19 10:15:19 +03:00
|
|
|
COMPOSITE_NODIV(SCLK_I2S0_OUT, "i2s0_clkout", mux_i2s_clkout_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(4), 12, 1, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 0, GFLAGS),
|
2014-09-30 07:12:04 +04:00
|
|
|
GATE(SCLK_I2S0, "sclk_i2s0", "i2s_pre", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(4), 3, GFLAGS),
|
|
|
|
|
|
|
|
|
|
MUX(0, "spdif_src", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(5), 15, 1, MFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "spdif_pre", "spdif_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(5), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 4, GFLAGS),
|
|
|
|
|
COMPOSITE_FRAC(0, "spdif_frac", "spdif_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(9), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 5, GFLAGS),
|
|
|
|
|
COMPOSITE_NODIV(SCLK_SPDIF, "sclk_spdif", mux_spdif_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(5), 8, 2, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 6, GFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "spdif_8ch_pre", "spdif_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(40), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 7, GFLAGS),
|
2014-10-08 12:55:16 +04:00
|
|
|
COMPOSITE_FRAC(0, "spdif_8ch_frac", "spdif_8ch_pre", 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(41), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 8, GFLAGS),
|
|
|
|
|
COMPOSITE_NODIV(SCLK_SPDIF8CH, "sclk_spdif_8ch", mux_spdif_8ch_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(40), 8, 2, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 9, GFLAGS),
|
|
|
|
|
|
|
|
|
|
GATE(0, "sclk_acc_efuse", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(0), 12, GFLAGS),
|
|
|
|
|
|
|
|
|
|
GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 0, GFLAGS),
|
|
|
|
|
GATE(SCLK_TIMER1, "sclk_timer1", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 1, GFLAGS),
|
|
|
|
|
GATE(SCLK_TIMER2, "sclk_timer2", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 2, GFLAGS),
|
|
|
|
|
GATE(SCLK_TIMER3, "sclk_timer3", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 3, GFLAGS),
|
|
|
|
|
GATE(SCLK_TIMER4, "sclk_timer4", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 4, GFLAGS),
|
|
|
|
|
GATE(SCLK_TIMER5, "sclk_timer5", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 5, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Clock-Architecture Diagram 2
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
COMPOSITE(0, "aclk_vepu", mux_pll_src_cpll_gpll_usb480m_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(32), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 9, GFLAGS),
|
|
|
|
|
COMPOSITE(0, "aclk_vdpu", mux_pll_src_cpll_gpll_usb480m_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(32), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 11, GFLAGS),
|
2014-09-25 11:48:47 +04:00
|
|
|
/*
|
|
|
|
|
* We use aclk_vdpu by default GRF_SOC_CON0[7] setting in system,
|
|
|
|
|
* so we ignore the mux and make clocks nodes as following,
|
|
|
|
|
*/
|
|
|
|
|
GATE(ACLK_VCODEC, "aclk_vcodec", "aclk_vdpu", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(9), 0, GFLAGS),
|
|
|
|
|
/*
|
|
|
|
|
* We introduce a virtul node of hclk_vodec_pre_v to split one clock
|
|
|
|
|
* struct with a gate and a fix divider into two node in software.
|
|
|
|
|
*/
|
|
|
|
|
GATE(0, "hclk_vcodec_pre_v", "aclk_vdpu", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 10, GFLAGS),
|
|
|
|
|
GATE(HCLK_VCODEC, "hclk_vcodec", "hclk_vcodec_pre", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(9), 1, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE(0, "aclk_vio0", mux_pll_src_cpll_gpll_usb480m_p, CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(31), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 0, GFLAGS),
|
|
|
|
|
DIV(0, "hclk_vio", "aclk_vio0", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(28), 8, 5, DFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE(0, "aclk_vio1", mux_pll_src_cpll_gpll_usb480m_p, CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(31), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 2, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(0, "aclk_rga_pre", mux_pll_src_cpll_gpll_usb480m_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(30), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 5, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_RGA, "sclk_rga", mux_pll_src_cpll_gpll_usb480m_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(30), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 4, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(27), 0, 2, MFLAGS, 8, 8, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 1, GFLAGS),
|
|
|
|
|
COMPOSITE(DCLK_VOP1, "dclk_vop1", mux_pll_src_cpll_gpll_npll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(29), 6, 2, MFLAGS, 8, 8, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 3, GFLAGS),
|
|
|
|
|
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE_NODIV(SCLK_EDP_24M, "sclk_edp_24m", mux_edp_24m_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(28), 15, 1, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 12, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_EDP, "sclk_edp", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(28), 6, 2, MFLAGS, 0, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 13, GFLAGS),
|
|
|
|
|
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_ISP, "sclk_isp", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(6), 6, 2, MFLAGS, 0, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 14, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_ISP_JPE, "sclk_isp_jpe", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(6), 14, 2, MFLAGS, 8, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 15, GFLAGS),
|
|
|
|
|
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(SCLK_HDMI_HDCP, "sclk_hdmi_hdcp", "xin24m", 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(5), 12, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(SCLK_HDMI_CEC, "sclk_hdmi_cec", "xin32k", 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(5), 11, GFLAGS),
|
|
|
|
|
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(ACLK_HEVC, "aclk_hevc", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(39), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 13, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
DIV(HCLK_HEVC, "hclk_hevc", "aclk_hevc", 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(40), 12, 2, DFLAGS),
|
|
|
|
|
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_HEVC_CABAC, "sclk_hevc_cabac", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(42), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 14, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE(SCLK_HEVC_CORE, "sclk_hevc_core", mux_pll_src_cpll_gpll_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(42), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 15, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE_NODIV(0, "vip_src", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(26), 8, 1, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 7, GFLAGS),
|
|
|
|
|
COMPOSITE_NOGATE(0, "sclk_vip_out", mux_cif_out_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(26), 15, 1, MFLAGS, 9, 5, DFLAGS),
|
|
|
|
|
|
|
|
|
|
DIV(0, "pclk_pd_alive", "gpll", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(33), 8, 5, DFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(0, "pclk_pd_pmu", "gpll", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(33), 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 8, GFLAGS),
|
|
|
|
|
|
2014-10-17 02:46:36 +04:00
|
|
|
COMPOSITE(SCLK_GPU, "sclk_gpu", mux_pll_src_cpll_gll_usb_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(34), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 7, GFLAGS),
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE(0, "aclk_peri_src", mux_pll_src_cpll_gpll_p, CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(10), 15, 1, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 0, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
COMPOSITE_NOMUX(PCLK_PERI, "pclk_peri", "aclk_peri_src", 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(10), 12, 2, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 3, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
COMPOSITE_NOMUX(HCLK_PERI, "hclk_peri", "aclk_peri_src", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(10), 8, 2, DFLAGS | CLK_DIVIDER_POWER_OF_TWO,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 2, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(ACLK_PERI, "aclk_peri", "aclk_peri_src", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(2), 1, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Clock-Architecture Diagram 3
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
COMPOSITE(SCLK_SPI0, "sclk_spi0", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(25), 7, 1, MFLAGS, 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 9, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_SPI1, "sclk_spi1", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(25), 15, 1, MFLAGS, 8, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 10, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_SPI2, "sclk_spi2", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(39), 7, 1, MFLAGS, 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 11, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(SCLK_SDMMC, "sclk_sdmmc", mux_mmc_src_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(11), 6, 2, MFLAGS, 0, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 0, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_SDIO0, "sclk_sdio0", mux_mmc_src_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(12), 6, 2, MFLAGS, 0, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 1, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_SDIO1, "sclk_sdio1", mux_mmc_src_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(34), 14, 2, MFLAGS, 8, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 2, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_EMMC, "sclk_emmc", mux_mmc_src_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(12), 14, 2, MFLAGS, 8, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 3, GFLAGS),
|
|
|
|
|
|
2014-11-27 04:30:27 +03:00
|
|
|
MMC(SCLK_SDMMC_DRV, "sdmmc_drv", "sclk_sdmmc", RK3288_SDMMC_CON0, 1),
|
|
|
|
|
MMC(SCLK_SDMMC_SAMPLE, "sdmmc_sample", "sclk_sdmmc", RK3288_SDMMC_CON1, 0),
|
|
|
|
|
|
|
|
|
|
MMC(SCLK_SDIO0_DRV, "sdio0_drv", "sclk_sdio0", RK3288_SDIO0_CON0, 1),
|
|
|
|
|
MMC(SCLK_SDIO0_SAMPLE, "sdio0_sample", "sclk_sdio0", RK3288_SDIO0_CON1, 0),
|
|
|
|
|
|
|
|
|
|
MMC(SCLK_SDIO1_DRV, "sdio1_drv", "sclk_sdio1", RK3288_SDIO1_CON0, 1),
|
|
|
|
|
MMC(SCLK_SDIO1_SAMPLE, "sdio1_sample", "sclk_sdio1", RK3288_SDIO1_CON1, 0),
|
|
|
|
|
|
|
|
|
|
MMC(SCLK_EMMC_DRV, "emmc_drv", "sclk_emmc", RK3288_EMMC_CON0, 1),
|
|
|
|
|
MMC(SCLK_EMMC_SAMPLE, "emmc_sample", "sclk_emmc", RK3288_EMMC_CON1, 0),
|
|
|
|
|
|
2014-07-03 04:02:37 +04:00
|
|
|
COMPOSITE(0, "sclk_tspout", mux_tspout_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(35), 14, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 11, GFLAGS),
|
|
|
|
|
COMPOSITE(0, "sclk_tsp", mux_pll_src_cpll_gpll_npll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(35), 6, 2, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 10, GFLAGS),
|
|
|
|
|
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(SCLK_OTGPHY0, "sclk_otgphy0", "usb480m", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(13), 4, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(SCLK_OTGPHY1, "sclk_otgphy1", "usb480m", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(13), 5, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(SCLK_OTGPHY2, "sclk_otgphy2", "usb480m", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(13), 6, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(SCLK_OTG_ADP, "sclk_otg_adp", "xin32k", CLK_IGNORE_UNUSED,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKGATE_CON(13), 7, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE_NOMUX(SCLK_TSADC, "sclk_tsadc", "xin32k", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(2), 0, 6, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 7, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE_NOMUX(SCLK_SARADC, "sclk_saradc", "xin24m", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(24), 8, 8, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 8, GFLAGS),
|
|
|
|
|
|
|
|
|
|
GATE(SCLK_PS2C, "sclk_ps2c", "xin24m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 13, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(SCLK_NANDC0, "sclk_nandc0", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(38), 7, 1, MFLAGS, 0, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 5, GFLAGS),
|
|
|
|
|
COMPOSITE(SCLK_NANDC1, "sclk_nandc1", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(38), 15, 1, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 6, GFLAGS),
|
|
|
|
|
|
2014-10-17 02:46:36 +04:00
|
|
|
COMPOSITE(0, "uart0_src", mux_pll_src_cpll_gll_usb_npll_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(13), 13, 2, MFLAGS, 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 8, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
COMPOSITE_FRAC(0, "uart0_frac", "uart0_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(17), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 9, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
MUX(SCLK_UART0, "sclk_uart0", mux_uart0_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(13), 8, 2, MFLAGS),
|
|
|
|
|
MUX(0, "uart_src", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(13), 15, 1, MFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "uart1_src", "uart_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(14), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 10, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
COMPOSITE_FRAC(0, "uart1_frac", "uart1_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(18), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 11, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
MUX(SCLK_UART1, "sclk_uart1", mux_uart1_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(14), 8, 2, MFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "uart2_src", "uart_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(15), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 12, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
COMPOSITE_FRAC(0, "uart2_frac", "uart2_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(19), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 13, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
MUX(SCLK_UART2, "sclk_uart2", mux_uart2_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(15), 8, 2, MFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "uart3_src", "uart_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(16), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 14, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
COMPOSITE_FRAC(0, "uart3_frac", "uart3_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(20), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(1), 15, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
MUX(SCLK_UART3, "sclk_uart3", mux_uart3_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(16), 8, 2, MFLAGS),
|
|
|
|
|
COMPOSITE_NOMUX(0, "uart4_src", "uart_src", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(3), 0, 7, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 12, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
COMPOSITE_FRAC(0, "uart4_frac", "uart4_src", CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(7), 0,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 13, GFLAGS),
|
2014-12-05 00:33:05 +03:00
|
|
|
MUX(SCLK_UART4, "sclk_uart4", mux_uart4_p, CLK_SET_RATE_PARENT,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(3), 8, 2, MFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(0, "mac_src", mux_pll_src_npll_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(21), 0, 2, MFLAGS, 8, 5, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 5, GFLAGS),
|
|
|
|
|
MUX(0, "macref", mux_macref_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(21), 4, 1, MFLAGS),
|
|
|
|
|
GATE(0, "sclk_macref_out", "macref", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 3, GFLAGS),
|
|
|
|
|
GATE(SCLK_MACREF, "sclk_macref", "macref", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 2, GFLAGS),
|
|
|
|
|
GATE(SCLK_MAC_RX, "sclk_mac_rx", "macref", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 0, GFLAGS),
|
|
|
|
|
GATE(SCLK_MAC_TX, "sclk_mac_tx", "macref", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(5), 1, GFLAGS),
|
|
|
|
|
|
|
|
|
|
COMPOSITE(0, "hsadc_src", mux_pll_src_cpll_gpll_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(22), 0, 1, MFLAGS, 8, 8, DFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(2), 6, GFLAGS),
|
|
|
|
|
MUX(SCLK_HSADC, "sclk_hsadc_out", mux_hsadcout_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(22), 4, 1, MFLAGS),
|
|
|
|
|
|
|
|
|
|
GATE(0, "jtag", "ext_jtag", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(4), 14, GFLAGS),
|
|
|
|
|
|
2014-11-13 10:22:37 +03:00
|
|
|
COMPOSITE_NODIV(SCLK_USBPHY480M_SRC, "usbphy480m_src", mux_usbphy480m_p, 0,
|
2014-07-03 04:02:37 +04:00
|
|
|
RK3288_CLKSEL_CON(13), 11, 2, MFLAGS,
|
2014-11-13 10:19:21 +03:00
|
|
|
RK3288_CLKGATE_CON(5), 14, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
COMPOSITE_NODIV(SCLK_HSICPHY480M, "sclk_hsicphy480m", mux_hsicphy480m_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(29), 0, 2, MFLAGS,
|
|
|
|
|
RK3288_CLKGATE_CON(3), 6, GFLAGS),
|
|
|
|
|
GATE(0, "hsicphy12m_xin12m", "xin12m", 0,
|
|
|
|
|
RK3288_CLKGATE_CON(13), 9, GFLAGS),
|
|
|
|
|
DIV(0, "hsicphy12m_usbphy", "sclk_hsicphy480m", 0,
|
|
|
|
|
RK3288_CLKSEL_CON(11), 8, 6, DFLAGS),
|
|
|
|
|
MUX(SCLK_HSICPHY12M, "sclk_hsicphy12m", mux_hsicphy12m_p, 0,
|
|
|
|
|
RK3288_CLKSEL_CON(22), 4, 1, MFLAGS),
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Clock-Architecture Diagram 4
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/* aclk_cpu gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "sclk_intmem0", "aclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 5, GFLAGS),
|
|
|
|
|
GATE(0, "sclk_intmem1", "aclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 6, GFLAGS),
|
|
|
|
|
GATE(0, "sclk_intmem2", "aclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 7, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(ACLK_DMAC1, "aclk_dmac1", "aclk_cpu", 0, RK3288_CLKGATE_CON(10), 12, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "aclk_strc_sys", "aclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 13, GFLAGS),
|
|
|
|
|
GATE(0, "aclk_intmem", "aclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 4, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(ACLK_CRYPTO, "aclk_crypto", "aclk_cpu", 0, RK3288_CLKGATE_CON(11), 6, GFLAGS),
|
|
|
|
|
GATE(0, "aclk_ccp", "aclk_cpu", 0, RK3288_CLKGATE_CON(11), 8, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* hclk_cpu gates */
|
|
|
|
|
GATE(HCLK_CRYPTO, "hclk_crypto", "hclk_cpu", 0, RK3288_CLKGATE_CON(11), 7, GFLAGS),
|
|
|
|
|
GATE(HCLK_I2S0, "hclk_i2s0", "hclk_cpu", 0, RK3288_CLKGATE_CON(10), 8, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(HCLK_ROM, "hclk_rom", "hclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(10), 9, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(HCLK_SPDIF, "hclk_spdif", "hclk_cpu", 0, RK3288_CLKGATE_CON(10), 10, GFLAGS),
|
|
|
|
|
GATE(HCLK_SPDIF8CH, "hclk_spdif_8ch", "hclk_cpu", 0, RK3288_CLKGATE_CON(10), 11, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* pclk_cpu gates */
|
|
|
|
|
GATE(PCLK_PWM, "pclk_pwm", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 0, GFLAGS),
|
|
|
|
|
GATE(PCLK_TIMER, "pclk_timer", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 1, GFLAGS),
|
|
|
|
|
GATE(PCLK_I2C0, "pclk_i2c0", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 2, GFLAGS),
|
2014-08-22 20:49:29 +04:00
|
|
|
GATE(PCLK_I2C2, "pclk_i2c2", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 3, GFLAGS),
|
2014-11-26 03:13:03 +03:00
|
|
|
GATE(PCLK_DDRUPCTL0, "pclk_ddrupctl0", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 14, GFLAGS),
|
|
|
|
|
GATE(PCLK_PUBL0, "pclk_publ0", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 15, GFLAGS),
|
|
|
|
|
GATE(PCLK_DDRUPCTL1, "pclk_ddrupctl1", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 0, GFLAGS),
|
|
|
|
|
GATE(PCLK_PUBL1, "pclk_publ1", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 1, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(0, "pclk_efuse_1024", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 2, GFLAGS),
|
|
|
|
|
GATE(PCLK_TZPC, "pclk_tzpc", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 3, GFLAGS),
|
|
|
|
|
GATE(PCLK_UART2, "pclk_uart2", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 9, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_efuse_256", "pclk_cpu", 0, RK3288_CLKGATE_CON(11), 10, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(PCLK_RKPWM, "pclk_rkpwm", "pclk_cpu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(11), 11, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* ddrctrl [DDR Controller PHY clock] gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "nclk_ddrupctl0", "ddrphy", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(11), 4, GFLAGS),
|
|
|
|
|
GATE(0, "nclk_ddrupctl1", "ddrphy", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(11), 5, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* ddrphy gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "sclk_ddrphy0", "ddrphy", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(4), 12, GFLAGS),
|
|
|
|
|
GATE(0, "sclk_ddrphy1", "ddrphy", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(4), 13, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* aclk_peri gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "aclk_peri_axi_matrix", "aclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(6), 2, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(ACLK_DMAC2, "aclk_dmac2", "aclk_peri", 0, RK3288_CLKGATE_CON(6), 3, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "aclk_peri_niu", "aclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 11, GFLAGS),
|
|
|
|
|
GATE(ACLK_MMU, "aclk_mmu", "aclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(8), 12, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(ACLK_GMAC, "aclk_gmac", "aclk_peri", 0, RK3288_CLKGATE_CON(8), 0, GFLAGS),
|
|
|
|
|
GATE(HCLK_GPS, "hclk_gps", "aclk_peri", 0, RK3288_CLKGATE_CON(8), 2, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* hclk_peri gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "hclk_peri_matrix", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(6), 0, GFLAGS),
|
|
|
|
|
GATE(HCLK_OTG0, "hclk_otg0", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 4, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(HCLK_USBHOST0, "hclk_host0", "hclk_peri", 0, RK3288_CLKGATE_CON(7), 6, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(HCLK_USBHOST1, "hclk_host1", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 7, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(HCLK_HSIC, "hclk_hsic", "hclk_peri", 0, RK3288_CLKGATE_CON(7), 8, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "hclk_usb_peri", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 9, GFLAGS),
|
|
|
|
|
GATE(0, "hclk_peri_ahb_arbi", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 10, GFLAGS),
|
|
|
|
|
GATE(0, "hclk_emem", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 12, GFLAGS),
|
|
|
|
|
GATE(0, "hclk_mem", "hclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(7), 13, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(HCLK_NANDC0, "hclk_nandc0", "hclk_peri", 0, RK3288_CLKGATE_CON(7), 14, GFLAGS),
|
|
|
|
|
GATE(HCLK_NANDC1, "hclk_nandc1", "hclk_peri", 0, RK3288_CLKGATE_CON(7), 15, GFLAGS),
|
|
|
|
|
GATE(HCLK_TSP, "hclk_tsp", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 8, GFLAGS),
|
|
|
|
|
GATE(HCLK_SDMMC, "hclk_sdmmc", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 3, GFLAGS),
|
|
|
|
|
GATE(HCLK_SDIO0, "hclk_sdio0", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 4, GFLAGS),
|
|
|
|
|
GATE(HCLK_SDIO1, "hclk_sdio1", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 5, GFLAGS),
|
|
|
|
|
GATE(HCLK_EMMC, "hclk_emmc", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 6, GFLAGS),
|
|
|
|
|
GATE(HCLK_HSADC, "hclk_hsadc", "hclk_peri", 0, RK3288_CLKGATE_CON(8), 7, GFLAGS),
|
|
|
|
|
GATE(0, "pmu_hclk_otg0", "hclk_peri", 0, RK3288_CLKGATE_CON(7), 5, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* pclk_peri gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(0, "pclk_peri_matrix", "pclk_peri", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(6), 1, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 4, GFLAGS),
|
|
|
|
|
GATE(PCLK_SPI1, "pclk_spi1", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 5, GFLAGS),
|
|
|
|
|
GATE(PCLK_SPI2, "pclk_spi2", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 6, GFLAGS),
|
|
|
|
|
GATE(PCLK_PS2C, "pclk_ps2c", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 7, GFLAGS),
|
|
|
|
|
GATE(PCLK_UART0, "pclk_uart0", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 8, GFLAGS),
|
|
|
|
|
GATE(PCLK_UART1, "pclk_uart1", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 9, GFLAGS),
|
|
|
|
|
GATE(PCLK_I2C4, "pclk_i2c4", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 15, GFLAGS),
|
|
|
|
|
GATE(PCLK_UART3, "pclk_uart3", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 11, GFLAGS),
|
|
|
|
|
GATE(PCLK_UART4, "pclk_uart4", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 12, GFLAGS),
|
2014-08-22 20:49:29 +04:00
|
|
|
GATE(PCLK_I2C1, "pclk_i2c1", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 13, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(PCLK_I2C3, "pclk_i2c3", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 14, GFLAGS),
|
|
|
|
|
GATE(PCLK_SARADC, "pclk_saradc", "pclk_peri", 0, RK3288_CLKGATE_CON(7), 1, GFLAGS),
|
|
|
|
|
GATE(PCLK_TSADC, "pclk_tsadc", "pclk_peri", 0, RK3288_CLKGATE_CON(7), 2, GFLAGS),
|
|
|
|
|
GATE(PCLK_SIM, "pclk_sim", "pclk_peri", 0, RK3288_CLKGATE_CON(7), 3, GFLAGS),
|
|
|
|
|
GATE(PCLK_I2C5, "pclk_i2c5", "pclk_peri", 0, RK3288_CLKGATE_CON(7), 0, GFLAGS),
|
|
|
|
|
GATE(PCLK_GMAC, "pclk_gmac", "pclk_peri", 0, RK3288_CLKGATE_CON(8), 1, GFLAGS),
|
|
|
|
|
|
|
|
|
|
GATE(SCLK_LCDC_PWM0, "sclk_lcdc_pwm0", "xin24m", 0, RK3288_CLKGATE_CON(13), 10, GFLAGS),
|
|
|
|
|
GATE(SCLK_LCDC_PWM1, "sclk_lcdc_pwm1", "xin24m", 0, RK3288_CLKGATE_CON(13), 11, GFLAGS),
|
2014-12-19 03:13:46 +03:00
|
|
|
GATE(SCLK_PVTM_CORE, "sclk_pvtm_core", "xin24m", 0, RK3288_CLKGATE_CON(5), 9, GFLAGS),
|
|
|
|
|
GATE(SCLK_PVTM_GPU, "sclk_pvtm_gpu", "xin24m", 0, RK3288_CLKGATE_CON(5), 10, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(0, "sclk_mipidsi_24m", "xin24m", 0, RK3288_CLKGATE_CON(5), 15, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* sclk_gpu gates */
|
|
|
|
|
GATE(ACLK_GPU, "aclk_gpu", "sclk_gpu", 0, RK3288_CLKGATE_CON(18), 0, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* pclk_pd_alive gates */
|
|
|
|
|
GATE(PCLK_GPIO8, "pclk_gpio8", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 8, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO7, "pclk_gpio7", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 7, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO1, "pclk_gpio1", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 1, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO2, "pclk_gpio2", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 2, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO3, "pclk_gpio3", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 3, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO4, "pclk_gpio4", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 4, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO5, "pclk_gpio5", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 5, GFLAGS),
|
|
|
|
|
GATE(PCLK_GPIO6, "pclk_gpio6", "pclk_pd_alive", 0, RK3288_CLKGATE_CON(14), 6, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(PCLK_GRF, "pclk_grf", "pclk_pd_alive", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(14), 11, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_alive_niu", "pclk_pd_alive", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(14), 12, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* pclk_pd_pmu gates */
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(PCLK_PMU, "pclk_pmu", "pclk_pd_pmu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(17), 0, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_intmem1", "pclk_pd_pmu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(17), 1, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_pmu_niu", "pclk_pd_pmu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(17), 2, GFLAGS),
|
|
|
|
|
GATE(PCLK_SGRF, "pclk_sgrf", "pclk_pd_pmu", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(17), 3, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(PCLK_GPIO0, "pclk_gpio0", "pclk_pd_pmu", 0, RK3288_CLKGATE_CON(17), 4, GFLAGS),
|
|
|
|
|
|
|
|
|
|
/* hclk_vio gates */
|
|
|
|
|
GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 1, GFLAGS),
|
|
|
|
|
GATE(HCLK_VOP0, "hclk_vop0", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 6, GFLAGS),
|
|
|
|
|
GATE(HCLK_VOP1, "hclk_vop1", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 8, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(HCLK_VIO_AHB_ARBI, "hclk_vio_ahb_arbi", "hclk_vio", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(15), 9, GFLAGS),
|
|
|
|
|
GATE(HCLK_VIO_NIU, "hclk_vio_niu", "hclk_vio", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(15), 10, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(HCLK_VIP, "hclk_vip", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 15, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
GATE(HCLK_IEP, "hclk_iep", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 3, GFLAGS),
|
|
|
|
|
GATE(HCLK_ISP, "hclk_isp", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 1, GFLAGS),
|
2014-11-13 00:38:45 +03:00
|
|
|
GATE(HCLK_VIO2_H2P, "hclk_vio2_h2p", "hclk_vio", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(16), 10, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(PCLK_MIPI_DSI0, "pclk_mipi_dsi0", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 4, GFLAGS),
|
|
|
|
|
GATE(PCLK_MIPI_DSI1, "pclk_mipi_dsi1", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 5, GFLAGS),
|
|
|
|
|
GATE(PCLK_MIPI_CSI, "pclk_mipi_csi", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 6, GFLAGS),
|
|
|
|
|
GATE(PCLK_LVDS_PHY, "pclk_lvds_phy", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 7, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(PCLK_EDP_CTRL, "pclk_edp_ctrl", "hclk_vio", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(16), 8, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(PCLK_HDMI_CTRL, "pclk_hdmi_ctrl", "hclk_vio", 0, RK3288_CLKGATE_CON(16), 9, GFLAGS),
|
2014-11-13 00:38:45 +03:00
|
|
|
GATE(PCLK_VIO2_H2P, "pclk_vio2_h2p", "hclk_vio", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(16), 11, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* aclk_vio0 gates */
|
|
|
|
|
GATE(ACLK_VOP0, "aclk_vop0", "aclk_vio0", 0, RK3288_CLKGATE_CON(15), 5, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(ACLK_IEP, "aclk_iep", "aclk_vio0", 0, RK3288_CLKGATE_CON(15), 2, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(ACLK_VIO0_NIU, "aclk_vio0_niu", "aclk_vio0", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(15), 11, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(ACLK_VIP, "aclk_vip", "aclk_vio0", 0, RK3288_CLKGATE_CON(15), 14, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* aclk_vio1 gates */
|
|
|
|
|
GATE(ACLK_VOP1, "aclk_vop1", "aclk_vio1", 0, RK3288_CLKGATE_CON(15), 7, GFLAGS),
|
2014-09-25 11:48:46 +04:00
|
|
|
GATE(ACLK_ISP, "aclk_isp", "aclk_vio1", 0, RK3288_CLKGATE_CON(16), 2, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(ACLK_VIO1_NIU, "aclk_vio1_niu", "aclk_vio1", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(15), 12, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/* aclk_rga_pre gates */
|
|
|
|
|
GATE(ACLK_RGA, "aclk_rga", "aclk_rga_pre", 0, RK3288_CLKGATE_CON(15), 0, GFLAGS),
|
2014-11-04 12:11:10 +03:00
|
|
|
GATE(ACLK_RGA_NIU, "aclk_rga_niu", "aclk_rga_pre", CLK_IGNORE_UNUSED, RK3288_CLKGATE_CON(15), 13, GFLAGS),
|
2014-07-03 04:02:37 +04:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Other ungrouped clocks.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
GATE(0, "pclk_vip_in", "ext_vip", 0, RK3288_CLKGATE_CON(16), 0, GFLAGS),
|
|
|
|
|
GATE(0, "pclk_isp_in", "ext_isp", 0, RK3288_CLKGATE_CON(16), 3, GFLAGS),
|
|
|
|
|
};
|
|
|
|
|
|
2014-08-15 01:00:26 +04:00
|
|
|
static const char *rk3288_critical_clocks[] __initconst = {
|
|
|
|
|
"aclk_cpu",
|
|
|
|
|
"aclk_peri",
|
2014-09-10 19:52:02 +04:00
|
|
|
"hclk_peri",
|
2014-08-15 01:00:26 +04:00
|
|
|
};
|
|
|
|
|
|
2014-11-07 16:49:33 +03:00
|
|
|
#ifdef CONFIG_PM_SLEEP
|
|
|
|
|
static void __iomem *rk3288_cru_base;
|
|
|
|
|
|
|
|
|
|
/* Some CRU registers will be reset in maskrom when the system
|
|
|
|
|
* wakes up from fastboot.
|
|
|
|
|
* So save them before suspend, restore them after resume.
|
|
|
|
|
*/
|
|
|
|
|
static const int rk3288_saved_cru_reg_ids[] = {
|
|
|
|
|
RK3288_MODE_CON,
|
|
|
|
|
RK3288_CLKSEL_CON(0),
|
|
|
|
|
RK3288_CLKSEL_CON(1),
|
|
|
|
|
RK3288_CLKSEL_CON(10),
|
|
|
|
|
RK3288_CLKSEL_CON(33),
|
|
|
|
|
RK3288_CLKSEL_CON(37),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static u32 rk3288_saved_cru_regs[ARRAY_SIZE(rk3288_saved_cru_reg_ids)];
|
|
|
|
|
|
|
|
|
|
static int rk3288_clk_suspend(void)
|
|
|
|
|
{
|
|
|
|
|
int i, reg_id;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < ARRAY_SIZE(rk3288_saved_cru_reg_ids); i++) {
|
|
|
|
|
reg_id = rk3288_saved_cru_reg_ids[i];
|
|
|
|
|
|
|
|
|
|
rk3288_saved_cru_regs[i] =
|
|
|
|
|
readl_relaxed(rk3288_cru_base + reg_id);
|
|
|
|
|
}
|
2014-12-22 22:31:48 +03:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Switch PLLs other than DPLL (for SDRAM) to slow mode to
|
|
|
|
|
* avoid crashes on resume. The Mask ROM on the system will
|
|
|
|
|
* put APLL, CPLL, and GPLL into slow mode at resume time
|
|
|
|
|
* anyway (which is why we restore them), but we might not
|
|
|
|
|
* even make it to the Mask ROM if this isn't done at suspend
|
|
|
|
|
* time.
|
|
|
|
|
*
|
|
|
|
|
* NOTE: only APLL truly matters here, but we'll do them all.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
writel_relaxed(0xf3030000, rk3288_cru_base + RK3288_MODE_CON);
|
|
|
|
|
|
2014-11-07 16:49:33 +03:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void rk3288_clk_resume(void)
|
|
|
|
|
{
|
|
|
|
|
int i, reg_id;
|
|
|
|
|
|
|
|
|
|
for (i = ARRAY_SIZE(rk3288_saved_cru_reg_ids) - 1; i >= 0; i--) {
|
|
|
|
|
reg_id = rk3288_saved_cru_reg_ids[i];
|
|
|
|
|
|
|
|
|
|
writel_relaxed(rk3288_saved_cru_regs[i] | 0xffff0000,
|
|
|
|
|
rk3288_cru_base + reg_id);
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static struct syscore_ops rk3288_clk_syscore_ops = {
|
|
|
|
|
.suspend = rk3288_clk_suspend,
|
|
|
|
|
.resume = rk3288_clk_resume,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static void rk3288_clk_sleep_init(void __iomem *reg_base)
|
|
|
|
|
{
|
|
|
|
|
rk3288_cru_base = reg_base;
|
|
|
|
|
register_syscore_ops(&rk3288_clk_syscore_ops);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
#else /* CONFIG_PM_SLEEP */
|
|
|
|
|
static void rk3288_clk_sleep_init(void __iomem *reg_base) {}
|
|
|
|
|
#endif
|
|
|
|
|
|
2014-07-03 04:02:37 +04:00
|
|
|
static void __init rk3288_clk_init(struct device_node *np)
|
|
|
|
|
{
|
|
|
|
|
void __iomem *reg_base;
|
|
|
|
|
struct clk *clk;
|
|
|
|
|
|
|
|
|
|
reg_base = of_iomap(np, 0);
|
|
|
|
|
if (!reg_base) {
|
|
|
|
|
pr_err("%s: could not map cru region\n", __func__);
|
|
|
|
|
return;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
rockchip_clk_init(np, reg_base, CLK_NR_CLKS);
|
|
|
|
|
|
|
|
|
|
/* xin12m is created by an cru-internal divider */
|
|
|
|
|
clk = clk_register_fixed_factor(NULL, "xin12m", "xin24m", 0, 1, 2);
|
|
|
|
|
if (IS_ERR(clk))
|
|
|
|
|
pr_warn("%s: could not register clock xin12m: %ld\n",
|
|
|
|
|
__func__, PTR_ERR(clk));
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
clk = clk_register_fixed_factor(NULL, "usb480m", "xin24m", 0, 20, 1);
|
|
|
|
|
if (IS_ERR(clk))
|
|
|
|
|
pr_warn("%s: could not register clock usb480m: %ld\n",
|
|
|
|
|
__func__, PTR_ERR(clk));
|
|
|
|
|
|
2014-09-25 11:48:47 +04:00
|
|
|
clk = clk_register_fixed_factor(NULL, "hclk_vcodec_pre",
|
|
|
|
|
"hclk_vcodec_pre_v", 0, 1, 4);
|
|
|
|
|
if (IS_ERR(clk))
|
|
|
|
|
pr_warn("%s: could not register clock hclk_vcodec_pre: %ld\n",
|
|
|
|
|
__func__, PTR_ERR(clk));
|
|
|
|
|
|
2014-07-03 04:02:37 +04:00
|
|
|
rockchip_clk_register_plls(rk3288_pll_clks,
|
|
|
|
|
ARRAY_SIZE(rk3288_pll_clks),
|
2014-09-02 01:56:28 +04:00
|
|
|
RK3288_GRF_SOC_STATUS1);
|
2014-07-03 04:02:37 +04:00
|
|
|
rockchip_clk_register_branches(rk3288_clk_branches,
|
|
|
|
|
ARRAY_SIZE(rk3288_clk_branches));
|
2014-08-15 01:00:26 +04:00
|
|
|
rockchip_clk_protect_critical(rk3288_critical_clocks,
|
|
|
|
|
ARRAY_SIZE(rk3288_critical_clocks));
|
2014-07-03 04:02:37 +04:00
|
|
|
|
2014-09-05 13:25:03 +04:00
|
|
|
rockchip_clk_register_armclk(ARMCLK, "armclk",
|
|
|
|
|
mux_armclk_p, ARRAY_SIZE(mux_armclk_p),
|
|
|
|
|
&rk3288_cpuclk_data, rk3288_cpuclk_rates,
|
|
|
|
|
ARRAY_SIZE(rk3288_cpuclk_rates));
|
|
|
|
|
|
2014-09-12 13:24:46 +04:00
|
|
|
rockchip_register_softrst(np, 12, reg_base + RK3288_SOFTRST_CON(0),
|
2014-07-03 04:02:37 +04:00
|
|
|
ROCKCHIP_SOFTRST_HIWORD_MASK);
|
2014-08-20 04:45:38 +04:00
|
|
|
|
|
|
|
|
rockchip_register_restart_notifier(RK3288_GLB_SRST_FST);
|
2014-11-07 16:49:33 +03:00
|
|
|
rk3288_clk_sleep_init(reg_base);
|
2014-07-03 04:02:37 +04:00
|
|
|
}
|
|
|
|
|
CLK_OF_DECLARE(rk3288_cru, "rockchip,rk3288-cru", rk3288_clk_init);
|
