2008-02-29 13:36:12 +03:00
|
|
|
/*
|
|
|
|
* Sonics Silicon Backplane
|
|
|
|
* Broadcom Gigabit Ethernet core driver
|
|
|
|
*
|
|
|
|
* Copyright 2008, Broadcom Corporation
|
2011-07-04 22:50:05 +04:00
|
|
|
* Copyright 2008, Michael Buesch <m@bues.ch>
|
2008-02-29 13:36:12 +03:00
|
|
|
*
|
|
|
|
* Licensed under the GNU/GPL. See COPYING for details.
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include <linux/ssb/ssb.h>
|
|
|
|
#include <linux/ssb/ssb_driver_gige.h>
|
2011-07-28 06:07:02 +04:00
|
|
|
#include <linux/export.h>
|
2008-02-29 13:36:12 +03:00
|
|
|
#include <linux/pci.h>
|
|
|
|
#include <linux/pci_regs.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 11:04:11 +03:00
|
|
|
#include <linux/slab.h>
|
2008-02-29 13:36:12 +03:00
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
MODULE_DESCRIPTION("SSB Broadcom Gigabit Ethernet driver");
|
|
|
|
MODULE_AUTHOR("Michael Buesch");
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
*/
|
|
|
|
|
|
|
|
static const struct ssb_device_id ssb_gige_tbl[] = {
|
|
|
|
SSB_DEVICE(SSB_VENDOR_BROADCOM, SSB_DEV_ETHERNET_GBIT, SSB_ANY_REV),
|
2015-02-11 00:19:24 +03:00
|
|
|
{},
|
2008-02-29 13:36:12 +03:00
|
|
|
};
|
|
|
|
/* MODULE_DEVICE_TABLE(ssb, ssb_gige_tbl); */
|
|
|
|
|
|
|
|
|
|
|
|
static inline u8 gige_read8(struct ssb_gige *dev, u16 offset)
|
|
|
|
{
|
|
|
|
return ssb_read8(dev->dev, offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u16 gige_read16(struct ssb_gige *dev, u16 offset)
|
|
|
|
{
|
|
|
|
return ssb_read16(dev->dev, offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline u32 gige_read32(struct ssb_gige *dev, u16 offset)
|
|
|
|
{
|
|
|
|
return ssb_read32(dev->dev, offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gige_write8(struct ssb_gige *dev,
|
|
|
|
u16 offset, u8 value)
|
|
|
|
{
|
|
|
|
ssb_write8(dev->dev, offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gige_write16(struct ssb_gige *dev,
|
|
|
|
u16 offset, u16 value)
|
|
|
|
{
|
|
|
|
ssb_write16(dev->dev, offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline void gige_write32(struct ssb_gige *dev,
|
|
|
|
u16 offset, u32 value)
|
|
|
|
{
|
|
|
|
ssb_write32(dev->dev, offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
u8 gige_pcicfg_read8(struct ssb_gige *dev, unsigned int offset)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
return gige_read8(dev, SSB_GIGE_PCICFG + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
u16 gige_pcicfg_read16(struct ssb_gige *dev, unsigned int offset)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
return gige_read16(dev, SSB_GIGE_PCICFG + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
u32 gige_pcicfg_read32(struct ssb_gige *dev, unsigned int offset)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
return gige_read32(dev, SSB_GIGE_PCICFG + offset);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
void gige_pcicfg_write8(struct ssb_gige *dev,
|
|
|
|
unsigned int offset, u8 value)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
gige_write8(dev, SSB_GIGE_PCICFG + offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
void gige_pcicfg_write16(struct ssb_gige *dev,
|
|
|
|
unsigned int offset, u16 value)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
gige_write16(dev, SSB_GIGE_PCICFG + offset, value);
|
|
|
|
}
|
|
|
|
|
|
|
|
static inline
|
|
|
|
void gige_pcicfg_write32(struct ssb_gige *dev,
|
|
|
|
unsigned int offset, u32 value)
|
|
|
|
{
|
|
|
|
BUG_ON(offset >= 256);
|
|
|
|
gige_write32(dev, SSB_GIGE_PCICFG + offset, value);
|
|
|
|
}
|
|
|
|
|
2012-12-22 03:10:52 +04:00
|
|
|
static int ssb_gige_pci_read_config(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int reg, int size, u32 *val)
|
2008-02-29 13:36:12 +03:00
|
|
|
{
|
|
|
|
struct ssb_gige *dev = container_of(bus->ops, struct ssb_gige, pci_ops);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0))
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
if (reg >= 256)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->lock, flags);
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
|
|
|
*val = gige_pcicfg_read8(dev, reg);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
*val = gige_pcicfg_read16(dev, reg);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
*val = gige_pcicfg_read32(dev, reg);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
WARN_ON(1);
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&dev->lock, flags);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
2012-12-22 03:10:52 +04:00
|
|
|
static int ssb_gige_pci_write_config(struct pci_bus *bus, unsigned int devfn,
|
|
|
|
int reg, int size, u32 val)
|
2008-02-29 13:36:12 +03:00
|
|
|
{
|
|
|
|
struct ssb_gige *dev = container_of(bus->ops, struct ssb_gige, pci_ops);
|
|
|
|
unsigned long flags;
|
|
|
|
|
|
|
|
if ((PCI_SLOT(devfn) > 0) || (PCI_FUNC(devfn) > 0))
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
if (reg >= 256)
|
|
|
|
return PCIBIOS_DEVICE_NOT_FOUND;
|
|
|
|
|
|
|
|
spin_lock_irqsave(&dev->lock, flags);
|
|
|
|
switch (size) {
|
|
|
|
case 1:
|
|
|
|
gige_pcicfg_write8(dev, reg, val);
|
|
|
|
break;
|
|
|
|
case 2:
|
|
|
|
gige_pcicfg_write16(dev, reg, val);
|
|
|
|
break;
|
|
|
|
case 4:
|
|
|
|
gige_pcicfg_write32(dev, reg, val);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
WARN_ON(1);
|
|
|
|
}
|
|
|
|
spin_unlock_irqrestore(&dev->lock, flags);
|
|
|
|
|
|
|
|
return PCIBIOS_SUCCESSFUL;
|
|
|
|
}
|
|
|
|
|
2012-12-22 03:10:52 +04:00
|
|
|
static int ssb_gige_probe(struct ssb_device *sdev,
|
|
|
|
const struct ssb_device_id *id)
|
2008-02-29 13:36:12 +03:00
|
|
|
{
|
|
|
|
struct ssb_gige *dev;
|
|
|
|
u32 base, tmslow, tmshigh;
|
|
|
|
|
|
|
|
dev = kzalloc(sizeof(*dev), GFP_KERNEL);
|
|
|
|
if (!dev)
|
|
|
|
return -ENOMEM;
|
|
|
|
dev->dev = sdev;
|
|
|
|
|
|
|
|
spin_lock_init(&dev->lock);
|
|
|
|
dev->pci_controller.pci_ops = &dev->pci_ops;
|
|
|
|
dev->pci_controller.io_resource = &dev->io_resource;
|
|
|
|
dev->pci_controller.mem_resource = &dev->mem_resource;
|
|
|
|
dev->pci_controller.io_map_base = 0x800;
|
|
|
|
dev->pci_ops.read = ssb_gige_pci_read_config;
|
|
|
|
dev->pci_ops.write = ssb_gige_pci_write_config;
|
|
|
|
|
|
|
|
dev->io_resource.name = SSB_GIGE_IO_RES_NAME;
|
|
|
|
dev->io_resource.start = 0x800;
|
|
|
|
dev->io_resource.end = 0x8FF;
|
|
|
|
dev->io_resource.flags = IORESOURCE_IO | IORESOURCE_PCI_FIXED;
|
|
|
|
|
|
|
|
if (!ssb_device_is_enabled(sdev))
|
|
|
|
ssb_device_enable(sdev, 0);
|
|
|
|
|
|
|
|
/* Setup BAR0. This is a 64k MMIO region. */
|
|
|
|
base = ssb_admatch_base(ssb_read32(sdev, SSB_ADMATCH1));
|
|
|
|
gige_pcicfg_write32(dev, PCI_BASE_ADDRESS_0, base);
|
|
|
|
gige_pcicfg_write32(dev, PCI_BASE_ADDRESS_1, 0);
|
|
|
|
|
|
|
|
dev->mem_resource.name = SSB_GIGE_MEM_RES_NAME;
|
|
|
|
dev->mem_resource.start = base;
|
|
|
|
dev->mem_resource.end = base + 0x10000 - 1;
|
|
|
|
dev->mem_resource.flags = IORESOURCE_MEM | IORESOURCE_PCI_FIXED;
|
|
|
|
|
|
|
|
/* Enable the memory region. */
|
|
|
|
gige_pcicfg_write16(dev, PCI_COMMAND,
|
|
|
|
gige_pcicfg_read16(dev, PCI_COMMAND)
|
|
|
|
| PCI_COMMAND_MEMORY);
|
|
|
|
|
|
|
|
/* Write flushing is controlled by the Flush Status Control register.
|
|
|
|
* We want to flush every register write with a timeout and we want
|
|
|
|
* to disable the IRQ mask while flushing to avoid concurrency.
|
|
|
|
* Note that automatic write flushing does _not_ work from
|
|
|
|
* an IRQ handler. The driver must flush manually by reading a register.
|
|
|
|
*/
|
|
|
|
gige_write32(dev, SSB_GIGE_SHIM_FLUSHSTAT, 0x00000068);
|
|
|
|
|
|
|
|
/* Check if we have an RGMII or GMII PHY-bus.
|
|
|
|
* On RGMII do not bypass the DLLs */
|
|
|
|
tmslow = ssb_read32(sdev, SSB_TMSLOW);
|
|
|
|
tmshigh = ssb_read32(sdev, SSB_TMSHIGH);
|
|
|
|
if (tmshigh & SSB_GIGE_TMSHIGH_RGMII) {
|
|
|
|
tmslow &= ~SSB_GIGE_TMSLOW_TXBYPASS;
|
|
|
|
tmslow &= ~SSB_GIGE_TMSLOW_RXBYPASS;
|
|
|
|
dev->has_rgmii = 1;
|
|
|
|
} else {
|
|
|
|
tmslow |= SSB_GIGE_TMSLOW_TXBYPASS;
|
|
|
|
tmslow |= SSB_GIGE_TMSLOW_RXBYPASS;
|
|
|
|
dev->has_rgmii = 0;
|
|
|
|
}
|
|
|
|
tmslow |= SSB_GIGE_TMSLOW_DLLEN;
|
|
|
|
ssb_write32(sdev, SSB_TMSLOW, tmslow);
|
|
|
|
|
|
|
|
ssb_set_drvdata(sdev, dev);
|
|
|
|
register_pci_controller(&dev->pci_controller);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
bool pdev_is_ssb_gige_core(struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
if (!pdev->resource[0].name)
|
|
|
|
return 0;
|
|
|
|
return (strcmp(pdev->resource[0].name, SSB_GIGE_MEM_RES_NAME) == 0);
|
|
|
|
}
|
|
|
|
EXPORT_SYMBOL(pdev_is_ssb_gige_core);
|
|
|
|
|
|
|
|
int ssb_gige_pcibios_plat_dev_init(struct ssb_device *sdev,
|
|
|
|
struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
struct ssb_gige *dev = ssb_get_drvdata(sdev);
|
|
|
|
struct resource *res;
|
|
|
|
|
|
|
|
if (pdev->bus->ops != &dev->pci_ops) {
|
|
|
|
/* The PCI device is not on this SSB GigE bridge device. */
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Fixup the PCI resources. */
|
|
|
|
res = &(pdev->resource[0]);
|
|
|
|
res->flags = IORESOURCE_MEM | IORESOURCE_PCI_FIXED;
|
|
|
|
res->name = dev->mem_resource.name;
|
|
|
|
res->start = dev->mem_resource.start;
|
|
|
|
res->end = dev->mem_resource.end;
|
|
|
|
|
|
|
|
/* Fixup interrupt lines. */
|
|
|
|
pdev->irq = ssb_mips_irq(sdev) + 2;
|
|
|
|
pci_write_config_byte(pdev, PCI_INTERRUPT_LINE, pdev->irq);
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
int ssb_gige_map_irq(struct ssb_device *sdev,
|
|
|
|
const struct pci_dev *pdev)
|
|
|
|
{
|
|
|
|
struct ssb_gige *dev = ssb_get_drvdata(sdev);
|
|
|
|
|
|
|
|
if (pdev->bus->ops != &dev->pci_ops) {
|
|
|
|
/* The PCI device is not on this SSB GigE bridge device. */
|
|
|
|
return -ENODEV;
|
|
|
|
}
|
|
|
|
|
|
|
|
return ssb_mips_irq(sdev) + 2;
|
|
|
|
}
|
|
|
|
|
|
|
|
static struct ssb_driver ssb_gige_driver = {
|
|
|
|
.name = "BCM-GigE",
|
|
|
|
.id_table = ssb_gige_tbl,
|
|
|
|
.probe = ssb_gige_probe,
|
|
|
|
};
|
|
|
|
|
|
|
|
int ssb_gige_init(void)
|
|
|
|
{
|
|
|
|
return ssb_driver_register(&ssb_gige_driver);
|
|
|
|
}
|