WSL2-Linux-Kernel/include/linux/microchipphy.h

/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2015 Microchip Technology
 */

#ifndef _MICROCHIPPHY_H
#define _MICROCHIPPHY_H

#define LAN88XX_INT_MASK			(0x19)
#define LAN88XX_INT_MASK_MDINTPIN_EN_		(0x8000)
#define LAN88XX_INT_MASK_SPEED_CHANGE_		(0x4000)
#define LAN88XX_INT_MASK_LINK_CHANGE_		(0x2000)
#define LAN88XX_INT_MASK_FDX_CHANGE_		(0x1000)
#define LAN88XX_INT_MASK_AUTONEG_ERR_		(0x0800)
#define LAN88XX_INT_MASK_AUTONEG_DONE_		(0x0400)
#define LAN88XX_INT_MASK_POE_DETECT_		(0x0200)
#define LAN88XX_INT_MASK_SYMBOL_ERR_		(0x0100)
#define LAN88XX_INT_MASK_FAST_LINK_FAIL_	(0x0080)
#define LAN88XX_INT_MASK_WOL_EVENT_		(0x0040)
#define LAN88XX_INT_MASK_EXTENDED_INT_		(0x0020)
#define LAN88XX_INT_MASK_RESERVED_		(0x0010)
#define LAN88XX_INT_MASK_FALSE_CARRIER_		(0x0008)
#define LAN88XX_INT_MASK_LINK_SPEED_DS_		(0x0004)
#define LAN88XX_INT_MASK_MASTER_SLAVE_DONE_	(0x0002)
#define LAN88XX_INT_MASK_RX__ER_		(0x0001)

#define LAN88XX_INT_STS				(0x1A)
#define LAN88XX_INT_STS_INT_ACTIVE_		(0x8000)
#define LAN88XX_INT_STS_SPEED_CHANGE_		(0x4000)
#define LAN88XX_INT_STS_LINK_CHANGE_		(0x2000)
#define LAN88XX_INT_STS_FDX_CHANGE_		(0x1000)
#define LAN88XX_INT_STS_AUTONEG_ERR_		(0x0800)
#define LAN88XX_INT_STS_AUTONEG_DONE_		(0x0400)
#define LAN88XX_INT_STS_POE_DETECT_		(0x0200)
#define LAN88XX_INT_STS_SYMBOL_ERR_		(0x0100)
#define LAN88XX_INT_STS_FAST_LINK_FAIL_		(0x0080)
#define LAN88XX_INT_STS_WOL_EVENT_		(0x0040)
#define LAN88XX_INT_STS_EXTENDED_INT_		(0x0020)
#define LAN88XX_INT_STS_RESERVED_		(0x0010)
#define LAN88XX_INT_STS_FALSE_CARRIER_		(0x0008)
#define LAN88XX_INT_STS_LINK_SPEED_DS_		(0x0004)
#define LAN88XX_INT_STS_MASTER_SLAVE_DONE_	(0x0002)
#define LAN88XX_INT_STS_RX_ER_			(0x0001)

#define LAN88XX_EXT_PAGE_ACCESS			(0x1F)
#define LAN88XX_EXT_PAGE_SPACE_0		(0x0000)
#define LAN88XX_EXT_PAGE_SPACE_1		(0x0001)
#define LAN88XX_EXT_PAGE_SPACE_2		(0x0002)

/* Extended Register Page 1 space */
#define LAN88XX_EXT_MODE_CTRL			(0x13)
#define LAN88XX_EXT_MODE_CTRL_MDIX_MASK_	(0x000C)
#define LAN88XX_EXT_MODE_CTRL_AUTO_MDIX_	(0x0000)
#define LAN88XX_EXT_MODE_CTRL_MDI_		(0x0008)
#define LAN88XX_EXT_MODE_CTRL_MDI_X_		(0x000C)

/* MMD 3 Registers */
#define	LAN88XX_MMD3_CHIP_ID			(32877)
#define	LAN88XX_MMD3_CHIP_REV			(32878)

/* Registers specific to the LAN7800/LAN7850 embedded phy */
#define LAN78XX_PHY_LED_MODE_SELECT		(0x1D)

/* DSP registers */
#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG		(0x806A)
#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG_ZD_DLY_EN_	(0x2000)
#define LAN88XX_EXT_PAGE_ACCESS_TR		(0x52B5)
#define LAN88XX_EXT_PAGE_TR_CR			16
#define LAN88XX_EXT_PAGE_TR_LOW_DATA		17
#define LAN88XX_EXT_PAGE_TR_HIGH_DATA		18

#endif /* _MICROCHIPPHY_H */
treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 13 Based on 2 normalized pattern(s): this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses this program is free software you can redistribute it and or modify it under the terms of the gnu general public license as published by the free software foundation either version 2 of the license or at your option any later version this program is distributed in the hope that it will be useful but without any warranty without even the implied warranty of merchantability or fitness for a particular purpose see the gnu general public license for more details [based] [from] [clk] [highbank] [c] you should have received a copy of the gnu general public license along with this program if not see http www gnu org licenses extracted by the scancode license scanner the SPDX license identifier GPL-2.0-or-later has been chosen to replace the boilerplate/reference in 355 file(s). Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Jilayne Lovejoy <opensource@jilayne.com> Reviewed-by: Steve Winslow <swinslow@gmail.com> Reviewed-by: Allison Randal <allison@lohutok.net> Cc: linux-spdx@vger.kernel.org Link: https://lkml.kernel.org/r/20190519154041.837383322@linutronix.de Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org> 2019-05-19 16:51:43 +03:00			`/* SPDX-License-Identifier: GPL-2.0-or-later */`
add microchip LAN88xx phy driver Add Microchip LAN88XX phy driver for phylib. Signed-off-by: Woojung Huh <woojung.huh@microchip.com> Signed-off-by: David S. Miller <davem@davemloft.net> 2015-09-09 23:49:53 +03:00			`/*`
			`* Copyright (C) 2015 Microchip Technology`
			`*/`

			`#ifndef _MICROCHIPPHY_H`
			`#define _MICROCHIPPHY_H`

			`#define LAN88XX_INT_MASK (0x19)`
			`#define LAN88XX_INT_MASK_MDINTPIN_EN_ (0x8000)`
			`#define LAN88XX_INT_MASK_SPEED_CHANGE_ (0x4000)`
			`#define LAN88XX_INT_MASK_LINK_CHANGE_ (0x2000)`
			`#define LAN88XX_INT_MASK_FDX_CHANGE_ (0x1000)`
			`#define LAN88XX_INT_MASK_AUTONEG_ERR_ (0x0800)`
			`#define LAN88XX_INT_MASK_AUTONEG_DONE_ (0x0400)`
			`#define LAN88XX_INT_MASK_POE_DETECT_ (0x0200)`
			`#define LAN88XX_INT_MASK_SYMBOL_ERR_ (0x0100)`
			`#define LAN88XX_INT_MASK_FAST_LINK_FAIL_ (0x0080)`
			`#define LAN88XX_INT_MASK_WOL_EVENT_ (0x0040)`
			`#define LAN88XX_INT_MASK_EXTENDED_INT_ (0x0020)`
			`#define LAN88XX_INT_MASK_RESERVED_ (0x0010)`
			`#define LAN88XX_INT_MASK_FALSE_CARRIER_ (0x0008)`
			`#define LAN88XX_INT_MASK_LINK_SPEED_DS_ (0x0004)`
			`#define LAN88XX_INT_MASK_MASTER_SLAVE_DONE_ (0x0002)`
			`#define LAN88XX_INT_MASK_RX__ER_ (0x0001)`

			`#define LAN88XX_INT_STS (0x1A)`
			`#define LAN88XX_INT_STS_INT_ACTIVE_ (0x8000)`
			`#define LAN88XX_INT_STS_SPEED_CHANGE_ (0x4000)`
			`#define LAN88XX_INT_STS_LINK_CHANGE_ (0x2000)`
			`#define LAN88XX_INT_STS_FDX_CHANGE_ (0x1000)`
			`#define LAN88XX_INT_STS_AUTONEG_ERR_ (0x0800)`
			`#define LAN88XX_INT_STS_AUTONEG_DONE_ (0x0400)`
			`#define LAN88XX_INT_STS_POE_DETECT_ (0x0200)`
			`#define LAN88XX_INT_STS_SYMBOL_ERR_ (0x0100)`
			`#define LAN88XX_INT_STS_FAST_LINK_FAIL_ (0x0080)`
			`#define LAN88XX_INT_STS_WOL_EVENT_ (0x0040)`
			`#define LAN88XX_INT_STS_EXTENDED_INT_ (0x0020)`
			`#define LAN88XX_INT_STS_RESERVED_ (0x0010)`
			`#define LAN88XX_INT_STS_FALSE_CARRIER_ (0x0008)`
			`#define LAN88XX_INT_STS_LINK_SPEED_DS_ (0x0004)`
			`#define LAN88XX_INT_STS_MASTER_SLAVE_DONE_ (0x0002)`
			`#define LAN88XX_INT_STS_RX_ER_ (0x0001)`

			`#define LAN88XX_EXT_PAGE_ACCESS (0x1F)`
			`#define LAN88XX_EXT_PAGE_SPACE_0 (0x0000)`
			`#define LAN88XX_EXT_PAGE_SPACE_1 (0x0001)`
			`#define LAN88XX_EXT_PAGE_SPACE_2 (0x0002)`

			`/* Extended Register Page 1 space */`
			`#define LAN88XX_EXT_MODE_CTRL (0x13)`
			`#define LAN88XX_EXT_MODE_CTRL_MDIX_MASK_ (0x000C)`
			`#define LAN88XX_EXT_MODE_CTRL_AUTO_MDIX_ (0x0000)`
			`#define LAN88XX_EXT_MODE_CTRL_MDI_ (0x0008)`
			`#define LAN88XX_EXT_MODE_CTRL_MDI_X_ (0x000C)`

			`/* MMD 3 Registers */`
			`#define LAN88XX_MMD3_CHIP_ID (32877)`
			`#define LAN88XX_MMD3_CHIP_REV (32878)`

lan78xx: Read LED states from Device Tree Add support for DT property "microchip,led-modes", a vector of zero to four cells (u32s) in the range 0-15, each of which sets the mode for one of the LEDs. Some possible values are: 0=link/activity 1=link1000/activity 2=link100/activity 3=link10/activity 4=link100/1000/activity 5=link10/1000/activity 6=link10/100/activity 14=off 15=on These values are given symbolic constants in a dt-bindings header. Also use the presence of the DT property to indicate that the LEDs should be enabled - necessary in the event that no valid OTP or EEPROM is available. Signed-off-by: Phil Elwell <phil@raspberrypi.org> Reviewed-by: Andrew Lunn <andrew@lunn.ch> Signed-off-by: David S. Miller <davem@davemloft.net> 2018-04-19 19:59:39 +03:00			`/* Registers specific to the LAN7800/LAN7850 embedded phy */`
			`#define LAN78XX_PHY_LED_MODE_SELECT (0x1D)`

lan78xx: PHY DSP registers initialization to address EEE link drop issues with long cables The patch is to configure DSP registers of PHY device to handle Gbe-EEE failures with >40m cable length. Fixes: 55d7de9de6c3 ("Microchip's LAN7800 family USB 2/3 to 10/100/1000 Ethernet device driver") Signed-off-by: Raghuram Chary J <raghuramchary.jallipalli@microchip.com> Signed-off-by: David S. Miller <davem@davemloft.net> 2018-04-11 18:06:36 +03:00			`/* DSP registers */`
			`#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG (0x806A)`
			`#define PHY_ARDENNES_MMD_DEV_3_PHY_CFG_ZD_DLY_EN_ (0x2000)`
			`#define LAN88XX_EXT_PAGE_ACCESS_TR (0x52B5)`
			`#define LAN88XX_EXT_PAGE_TR_CR 16`
			`#define LAN88XX_EXT_PAGE_TR_LOW_DATA 17`
			`#define LAN88XX_EXT_PAGE_TR_HIGH_DATA 18`

add microchip LAN88xx phy driver Add Microchip LAN88XX phy driver for phylib. Signed-off-by: Woojung Huh <woojung.huh@microchip.com> Signed-off-by: David S. Miller <davem@davemloft.net> 2015-09-09 23:49:53 +03:00			`#endif /* _MICROCHIPPHY_H */`