Amlogic clock driver updates for v4.12
- meson8: add some new PLLs - new clocks for Mali - misc fixes. -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQIcBAABCAAGBQJY5CeGAAoJEFk3GJrT+8Zlp8MP/01Po8BB0Hamo3SGIckzHIXn 4yYHnX4kYIGAHw4E1jki0Kz/3TxUSpUm4LWkcYloesPxnXipy2rlYJDhoFF1+QBM A/Y6Tx9G6sTEmk/20HDzof7N1DzfGAdj+NJd3IMXaOIbP8XFBXgdRktB2kSUu0ZM YPvlh5EjkWVhE5I+JqIfxSqAHW9+DOf17rhmch1wEXXMuVbtqPhm/DFd9+Ux+4WF VoQ/dP0QLv0tszruJeI/bEqjgMGe+0feZt49aOpGuFfqVUP4tBs0fwOdjg6ELCrZ Spw5GAewa7delQP8ihnC7n4wiV77k/qulReh4jExCt8s8L8nbkOL1naQlClMJfEb RkoHC4MH0xxc9Q+J2l00DkHR7DgM2BTEUcmPvXkr+WBGJ+fN9gb3iIfJx9uY3DsD W4iCkY+oAB7y4/lfa1LoImbGrrm9PmpXZR24TAkynaL2EOiQ7BtDuZsIFqu53VTn O6UCIiKYlCtXrTzbpP/z6kbQ/8oASVE1hk1rfYSNpLU05KgCBFfS6pZWQDC8hJJv UhK1nfxBrzIxQ130g9oJqFU5uwqheZJ4DLLBo751JLPfAPBI5tftxkHUOYWFA1+s uoHZSDnKNiwnS+krjo2kFREF3etY/Fqp98OP2GYuP5H+MPsL1mIFxX/y/MBsDGwo rH2TqHIyoKSPX5sIvS8I =Tz8Z -----END PGP SIGNATURE----- Merge tag 'amlogic-clk' of git://git.kernel.org/pub/scm/linux/kernel/git/khilman/linux-amlogic into clk-next Same great taste as the previous pull request, but now with 50% less DT bikeshedding! Amlogic clock driver updates for v4.12 - meson8: add some new PLLs - new clocks for Mali - misc fixes.
This commit is contained in:
Michael Turquette
Коммит
0d7a5328db
|
|
@ -5,7 +5,8 @@ controllers within the SoC.
|
|||
|
||||
Required Properties:
|
||||
|
||||
- compatible: should be "amlogic,gxbb-clkc"
|
||||
- compatible: should be "amlogic,gxbb-clkc" for GXBB SoC,
|
||||
or "amlogic,gxl-clkc" for GXL and GXM SoC.
|
||||
- reg: physical base address of the clock controller and length of memory
|
||||
mapped region.
|
||||
|
||||
|
|
|
|||
|
|
@ -64,16 +64,50 @@
|
|||
#include <linux/clk-provider.h>
|
||||
#include "clkc.h"
|
||||
|
||||
#define SDM_MAX 16384
|
||||
#define SDM_DEN 16384
|
||||
#define SDM_MIN 1
|
||||
#define SDM_MAX 16383
|
||||
#define N2_MIN 4
|
||||
#define N2_MAX 511
|
||||
|
||||
#define to_meson_clk_mpll(_hw) container_of(_hw, struct meson_clk_mpll, hw)
|
||||
|
||||
static unsigned long rate_from_params(unsigned long parent_rate,
|
||||
unsigned long sdm,
|
||||
unsigned long n2)
|
||||
{
|
||||
return (parent_rate * SDM_DEN) / ((SDM_DEN * n2) + sdm);
|
||||
}
|
||||
|
||||
static void params_from_rate(unsigned long requested_rate,
|
||||
unsigned long parent_rate,
|
||||
unsigned long *sdm,
|
||||
unsigned long *n2)
|
||||
{
|
||||
uint64_t div = parent_rate;
|
||||
unsigned long rem = do_div(div, requested_rate);
|
||||
|
||||
if (div < N2_MIN) {
|
||||
*n2 = N2_MIN;
|
||||
*sdm = SDM_MIN;
|
||||
} else if (div > N2_MAX) {
|
||||
*n2 = N2_MAX;
|
||||
*sdm = SDM_MAX;
|
||||
} else {
|
||||
*n2 = div;
|
||||
*sdm = DIV_ROUND_UP(rem * SDM_DEN, requested_rate);
|
||||
if (*sdm < SDM_MIN)
|
||||
*sdm = SDM_MIN;
|
||||
else if (*sdm > SDM_MAX)
|
||||
*sdm = SDM_MAX;
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned long mpll_recalc_rate(struct clk_hw *hw,
|
||||
unsigned long parent_rate)
|
||||
{
|
||||
struct meson_clk_mpll *mpll = to_meson_clk_mpll(hw);
|
||||
struct parm *p;
|
||||
unsigned long rate = 0;
|
||||
unsigned long reg, sdm, n2;
|
||||
|
||||
p = &mpll->sdm;
|
||||
|
|
@ -84,11 +118,119 @@ static unsigned long mpll_recalc_rate(struct clk_hw *hw,
|
|||
reg = readl(mpll->base + p->reg_off);
|
||||
n2 = PARM_GET(p->width, p->shift, reg);
|
||||
|
||||
rate = (parent_rate * SDM_MAX) / ((SDM_MAX * n2) + sdm);
|
||||
return rate_from_params(parent_rate, sdm, n2);
|
||||
}
|
||||
|
||||
return rate;
|
||||
static long mpll_round_rate(struct clk_hw *hw,
|
||||
unsigned long rate,
|
||||
unsigned long *parent_rate)
|
||||
{
|
||||
unsigned long sdm, n2;
|
||||
|
||||
params_from_rate(rate, *parent_rate, &sdm, &n2);
|
||||
return rate_from_params(*parent_rate, sdm, n2);
|
||||
}
|
||||
|
||||
static int mpll_set_rate(struct clk_hw *hw,
|
||||
unsigned long rate,
|
||||
unsigned long parent_rate)
|
||||
{
|
||||
struct meson_clk_mpll *mpll = to_meson_clk_mpll(hw);
|
||||
struct parm *p;
|
||||
unsigned long reg, sdm, n2;
|
||||
unsigned long flags = 0;
|
||||
|
||||
params_from_rate(rate, parent_rate, &sdm, &n2);
|
||||
|
||||
if (mpll->lock)
|
||||
spin_lock_irqsave(mpll->lock, flags);
|
||||
else
|
||||
__acquire(mpll->lock);
|
||||
|
||||
p = &mpll->sdm;
|
||||
reg = readl(mpll->base + p->reg_off);
|
||||
reg = PARM_SET(p->width, p->shift, reg, sdm);
|
||||
writel(reg, mpll->base + p->reg_off);
|
||||
|
||||
p = &mpll->sdm_en;
|
||||
reg = readl(mpll->base + p->reg_off);
|
||||
reg = PARM_SET(p->width, p->shift, reg, 1);
|
||||
writel(reg, mpll->base + p->reg_off);
|
||||
|
||||
p = &mpll->n2;
|
||||
reg = readl(mpll->base + p->reg_off);
|
||||
reg = PARM_SET(p->width, p->shift, reg, n2);
|
||||
writel(reg, mpll->base + p->reg_off);
|
||||
|
||||
if (mpll->lock)
|
||||
spin_unlock_irqrestore(mpll->lock, flags);
|
||||
else
|
||||
__release(mpll->lock);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void mpll_enable_core(struct clk_hw *hw, int enable)
|
||||
{
|
||||
struct meson_clk_mpll *mpll = to_meson_clk_mpll(hw);
|
||||
struct parm *p;
|
||||
unsigned long reg;
|
||||
unsigned long flags = 0;
|
||||
|
||||
if (mpll->lock)
|
||||
spin_lock_irqsave(mpll->lock, flags);
|
||||
else
|
||||
__acquire(mpll->lock);
|
||||
|
||||
p = &mpll->en;
|
||||
reg = readl(mpll->base + p->reg_off);
|
||||
reg = PARM_SET(p->width, p->shift, reg, enable ? 1 : 0);
|
||||
writel(reg, mpll->base + p->reg_off);
|
||||
|
||||
if (mpll->lock)
|
||||
spin_unlock_irqrestore(mpll->lock, flags);
|
||||
else
|
||||
__release(mpll->lock);
|
||||
}
|
||||
|
||||
|
||||
static int mpll_enable(struct clk_hw *hw)
|
||||
{
|
||||
mpll_enable_core(hw, 1);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void mpll_disable(struct clk_hw *hw)
|
||||
{
|
||||
mpll_enable_core(hw, 0);
|
||||
}
|
||||
|
||||
static int mpll_is_enabled(struct clk_hw *hw)
|
||||
{
|
||||
struct meson_clk_mpll *mpll = to_meson_clk_mpll(hw);
|
||||
struct parm *p;
|
||||
unsigned long reg;
|
||||
int en;
|
||||
|
||||
p = &mpll->en;
|
||||
reg = readl(mpll->base + p->reg_off);
|
||||
en = PARM_GET(p->width, p->shift, reg);
|
||||
|
||||
return en;
|
||||
}
|
||||
|
||||
const struct clk_ops meson_clk_mpll_ro_ops = {
|
||||
.recalc_rate = mpll_recalc_rate,
|
||||
.recalc_rate = mpll_recalc_rate,
|
||||
.round_rate = mpll_round_rate,
|
||||
.is_enabled = mpll_is_enabled,
|
||||
};
|
||||
|
||||
const struct clk_ops meson_clk_mpll_ops = {
|
||||
.recalc_rate = mpll_recalc_rate,
|
||||
.round_rate = mpll_round_rate,
|
||||
.set_rate = mpll_set_rate,
|
||||
.enable = mpll_enable,
|
||||
.disable = mpll_disable,
|
||||
.is_enabled = mpll_is_enabled,
|
||||
};
|
||||
|
|
|
|||
|
|
@ -116,6 +116,30 @@ static const struct pll_rate_table *meson_clk_get_pll_settings(struct meson_clk_
|
|||
return NULL;
|
||||
}
|
||||
|
||||
/* Specific wait loop for GXL/GXM GP0 PLL */
|
||||
static int meson_clk_pll_wait_lock_reset(struct meson_clk_pll *pll,
|
||||
struct parm *p_n)
|
||||
{
|
||||
int delay = 100;
|
||||
u32 reg;
|
||||
|
||||
while (delay > 0) {
|
||||
reg = readl(pll->base + p_n->reg_off);
|
||||
writel(reg | MESON_PLL_RESET, pll->base + p_n->reg_off);
|
||||
udelay(10);
|
||||
writel(reg & ~MESON_PLL_RESET, pll->base + p_n->reg_off);
|
||||
|
||||
/* This delay comes from AMLogic tree clk-gp0-gxl driver */
|
||||
mdelay(1);
|
||||
|
||||
reg = readl(pll->base + p_n->reg_off);
|
||||
if (reg & MESON_PLL_LOCK)
|
||||
return 0;
|
||||
delay--;
|
||||
}
|
||||
return -ETIMEDOUT;
|
||||
}
|
||||
|
||||
static int meson_clk_pll_wait_lock(struct meson_clk_pll *pll,
|
||||
struct parm *p_n)
|
||||
{
|
||||
|
|
@ -132,6 +156,15 @@ static int meson_clk_pll_wait_lock(struct meson_clk_pll *pll,
|
|||
return -ETIMEDOUT;
|
||||
}
|
||||
|
||||
static void meson_clk_pll_init_params(struct meson_clk_pll *pll)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0 ; i < pll->params.params_count ; ++i)
|
||||
writel(pll->params.params_table[i].value,
|
||||
pll->base + pll->params.params_table[i].reg_off);
|
||||
}
|
||||
|
||||
static int meson_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
|
||||
unsigned long parent_rate)
|
||||
{
|
||||
|
|
@ -151,10 +184,16 @@ static int meson_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
if (!rate_set)
|
||||
return -EINVAL;
|
||||
|
||||
/* Initialize the PLL in a clean state if specified */
|
||||
if (pll->params.params_count)
|
||||
meson_clk_pll_init_params(pll);
|
||||
|
||||
/* PLL reset */
|
||||
p = &pll->n;
|
||||
reg = readl(pll->base + p->reg_off);
|
||||
writel(reg | MESON_PLL_RESET, pll->base + p->reg_off);
|
||||
/* If no_init_reset is provided, avoid resetting at this point */
|
||||
if (!pll->params.no_init_reset)
|
||||
writel(reg | MESON_PLL_RESET, pll->base + p->reg_off);
|
||||
|
||||
reg = PARM_SET(p->width, p->shift, reg, rate_set->n);
|
||||
writel(reg, pll->base + p->reg_off);
|
||||
|
|
@ -184,7 +223,17 @@ static int meson_clk_pll_set_rate(struct clk_hw *hw, unsigned long rate,
|
|||
}
|
||||
|
||||
p = &pll->n;
|
||||
ret = meson_clk_pll_wait_lock(pll, p);
|
||||
/* If clear_reset_for_lock is provided, remove the reset bit here */
|
||||
if (pll->params.clear_reset_for_lock) {
|
||||
reg = readl(pll->base + p->reg_off);
|
||||
writel(reg & ~MESON_PLL_RESET, pll->base + p->reg_off);
|
||||
}
|
||||
|
||||
/* If reset_lock_loop, use a special loop including resetting */
|
||||
if (pll->params.reset_lock_loop)
|
||||
ret = meson_clk_pll_wait_lock_reset(pll, p);
|
||||
else
|
||||
ret = meson_clk_pll_wait_lock(pll, p);
|
||||
if (ret) {
|
||||
pr_warn("%s: pll did not lock, trying to restore old rate %lu\n",
|
||||
__func__, old_rate);
|
||||
|
|
|
|||
|
|
@ -25,7 +25,7 @@
|
|||
#define PARM_GET(width, shift, reg) \
|
||||
(((reg) & SETPMASK(width, shift)) >> (shift))
|
||||
#define PARM_SET(width, shift, reg, val) \
|
||||
(((reg) & CLRPMASK(width, shift)) | (val << (shift)))
|
||||
(((reg) & CLRPMASK(width, shift)) | ((val) << (shift)))
|
||||
|
||||
#define MESON_PARM_APPLICABLE(p) (!!((p)->width))
|
||||
|
||||
|
|
@ -62,6 +62,28 @@ struct pll_rate_table {
|
|||
.frac = (_frac), \
|
||||
} \
|
||||
|
||||
struct pll_params_table {
|
||||
unsigned int reg_off;
|
||||
unsigned int value;
|
||||
};
|
||||
|
||||
#define PLL_PARAM(_reg, _val) \
|
||||
{ \
|
||||
.reg_off = (_reg), \
|
||||
.value = (_val), \
|
||||
}
|
||||
|
||||
struct pll_setup_params {
|
||||
struct pll_params_table *params_table;
|
||||
unsigned int params_count;
|
||||
/* Workaround for GP0, do not reset before configuring */
|
||||
bool no_init_reset;
|
||||
/* Workaround for GP0, unreset right before checking for lock */
|
||||
bool clear_reset_for_lock;
|
||||
/* Workaround for GXL GP0, reset in the lock checking loop */
|
||||
bool reset_lock_loop;
|
||||
};
|
||||
|
||||
struct meson_clk_pll {
|
||||
struct clk_hw hw;
|
||||
void __iomem *base;
|
||||
|
|
@ -70,6 +92,7 @@ struct meson_clk_pll {
|
|||
struct parm frac;
|
||||
struct parm od;
|
||||
struct parm od2;
|
||||
const struct pll_setup_params params;
|
||||
const struct pll_rate_table *rate_table;
|
||||
unsigned int rate_count;
|
||||
spinlock_t *lock;
|
||||
|
|
@ -92,8 +115,9 @@ struct meson_clk_mpll {
|
|||
struct clk_hw hw;
|
||||
void __iomem *base;
|
||||
struct parm sdm;
|
||||
struct parm sdm_en;
|
||||
struct parm n2;
|
||||
/* FIXME ssen gate control? */
|
||||
struct parm en;
|
||||
spinlock_t *lock;
|
||||
};
|
||||
|
||||
|
|
@ -116,5 +140,6 @@ extern const struct clk_ops meson_clk_pll_ro_ops;
|
|||
extern const struct clk_ops meson_clk_pll_ops;
|
||||
extern const struct clk_ops meson_clk_cpu_ops;
|
||||
extern const struct clk_ops meson_clk_mpll_ro_ops;
|
||||
extern const struct clk_ops meson_clk_mpll_ops;
|
||||
|
||||
#endif /* __CLKC_H */
|
||||
|
|
|
|||
|
|
@ -20,6 +20,7 @@
|
|||
#include <linux/clk.h>
|
||||
#include <linux/clk-provider.h>
|
||||
#include <linux/of_address.h>
|
||||
#include <linux/of_device.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/init.h>
|
||||
|
||||
|
|
@ -120,7 +121,7 @@ static const struct pll_rate_table sys_pll_rate_table[] = {
|
|||
{ /* sentinel */ },
|
||||
};
|
||||
|
||||
static const struct pll_rate_table gp0_pll_rate_table[] = {
|
||||
static const struct pll_rate_table gxbb_gp0_pll_rate_table[] = {
|
||||
PLL_RATE(96000000, 32, 1, 3),
|
||||
PLL_RATE(99000000, 33, 1, 3),
|
||||
PLL_RATE(102000000, 34, 1, 3),
|
||||
|
|
@ -248,6 +249,35 @@ static const struct pll_rate_table gp0_pll_rate_table[] = {
|
|||
{ /* sentinel */ },
|
||||
};
|
||||
|
||||
static const struct pll_rate_table gxl_gp0_pll_rate_table[] = {
|
||||
PLL_RATE(504000000, 42, 1, 1),
|
||||
PLL_RATE(516000000, 43, 1, 1),
|
||||
PLL_RATE(528000000, 44, 1, 1),
|
||||
PLL_RATE(540000000, 45, 1, 1),
|
||||
PLL_RATE(552000000, 46, 1, 1),
|
||||
PLL_RATE(564000000, 47, 1, 1),
|
||||
PLL_RATE(576000000, 48, 1, 1),
|
||||
PLL_RATE(588000000, 49, 1, 1),
|
||||
PLL_RATE(600000000, 50, 1, 1),
|
||||
PLL_RATE(612000000, 51, 1, 1),
|
||||
PLL_RATE(624000000, 52, 1, 1),
|
||||
PLL_RATE(636000000, 53, 1, 1),
|
||||
PLL_RATE(648000000, 54, 1, 1),
|
||||
PLL_RATE(660000000, 55, 1, 1),
|
||||
PLL_RATE(672000000, 56, 1, 1),
|
||||
PLL_RATE(684000000, 57, 1, 1),
|
||||
PLL_RATE(696000000, 58, 1, 1),
|
||||
PLL_RATE(708000000, 59, 1, 1),
|
||||
PLL_RATE(720000000, 60, 1, 1),
|
||||
PLL_RATE(732000000, 61, 1, 1),
|
||||
PLL_RATE(744000000, 62, 1, 1),
|
||||
PLL_RATE(756000000, 63, 1, 1),
|
||||
PLL_RATE(768000000, 64, 1, 1),
|
||||
PLL_RATE(780000000, 65, 1, 1),
|
||||
PLL_RATE(792000000, 66, 1, 1),
|
||||
{ /* sentinel */ },
|
||||
};
|
||||
|
||||
static const struct clk_div_table cpu_div_table[] = {
|
||||
{ .val = 1, .div = 1 },
|
||||
{ .val = 2, .div = 2 },
|
||||
|
|
@ -352,6 +382,13 @@ static struct meson_clk_pll gxbb_sys_pll = {
|
|||
},
|
||||
};
|
||||
|
||||
struct pll_params_table gxbb_gp0_params_table[] = {
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL, 0x6a000228),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL2, 0x69c80000),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL3, 0x0a5590c4),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL4, 0x0000500d),
|
||||
};
|
||||
|
||||
static struct meson_clk_pll gxbb_gp0_pll = {
|
||||
.m = {
|
||||
.reg_off = HHI_GP0_PLL_CNTL,
|
||||
|
|
@ -368,8 +405,57 @@ static struct meson_clk_pll gxbb_gp0_pll = {
|
|||
.shift = 16,
|
||||
.width = 2,
|
||||
},
|
||||
.rate_table = gp0_pll_rate_table,
|
||||
.rate_count = ARRAY_SIZE(gp0_pll_rate_table),
|
||||
.params = {
|
||||
.params_table = gxbb_gp0_params_table,
|
||||
.params_count = ARRAY_SIZE(gxbb_gp0_params_table),
|
||||
.no_init_reset = true,
|
||||
.clear_reset_for_lock = true,
|
||||
},
|
||||
.rate_table = gxbb_gp0_pll_rate_table,
|
||||
.rate_count = ARRAY_SIZE(gxbb_gp0_pll_rate_table),
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "gp0_pll",
|
||||
.ops = &meson_clk_pll_ops,
|
||||
.parent_names = (const char *[]){ "xtal" },
|
||||
.num_parents = 1,
|
||||
.flags = CLK_GET_RATE_NOCACHE,
|
||||
},
|
||||
};
|
||||
|
||||
struct pll_params_table gxl_gp0_params_table[] = {
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL, 0x40010250),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL1, 0xc084a000),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL2, 0xb75020be),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL3, 0x0a59a288),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL4, 0xc000004d),
|
||||
PLL_PARAM(HHI_GP0_PLL_CNTL5, 0x00078000),
|
||||
};
|
||||
|
||||
static struct meson_clk_pll gxl_gp0_pll = {
|
||||
.m = {
|
||||
.reg_off = HHI_GP0_PLL_CNTL,
|
||||
.shift = 0,
|
||||
.width = 9,
|
||||
},
|
||||
.n = {
|
||||
.reg_off = HHI_GP0_PLL_CNTL,
|
||||
.shift = 9,
|
||||
.width = 5,
|
||||
},
|
||||
.od = {
|
||||
.reg_off = HHI_GP0_PLL_CNTL,
|
||||
.shift = 16,
|
||||
.width = 2,
|
||||
},
|
||||
.params = {
|
||||
.params_table = gxl_gp0_params_table,
|
||||
.params_count = ARRAY_SIZE(gxl_gp0_params_table),
|
||||
.no_init_reset = true,
|
||||
.reset_lock_loop = true,
|
||||
},
|
||||
.rate_table = gxl_gp0_pll_rate_table,
|
||||
.rate_count = ARRAY_SIZE(gxl_gp0_pll_rate_table),
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "gp0_pll",
|
||||
|
|
@ -441,15 +527,25 @@ static struct meson_clk_mpll gxbb_mpll0 = {
|
|||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll0",
|
||||
.ops = &meson_clk_mpll_ro_ops,
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
|
|
@ -461,15 +557,25 @@ static struct meson_clk_mpll gxbb_mpll1 = {
|
|||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll1",
|
||||
.ops = &meson_clk_mpll_ro_ops,
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
|
|
@ -481,15 +587,25 @@ static struct meson_clk_mpll gxbb_mpll2 = {
|
|||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll2",
|
||||
.ops = &meson_clk_mpll_ro_ops,
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
|
|
@ -604,6 +720,131 @@ static struct clk_gate gxbb_sar_adc_clk = {
|
|||
},
|
||||
};
|
||||
|
||||
/*
|
||||
* The MALI IP is clocked by two identical clocks (mali_0 and mali_1)
|
||||
* muxed by a glitch-free switch.
|
||||
*/
|
||||
|
||||
static u32 mux_table_mali_0_1[] = {0, 1, 2, 3, 4, 5, 6, 7};
|
||||
static const char *gxbb_mali_0_1_parent_names[] = {
|
||||
"xtal", "gp0_pll", "mpll2", "mpll1", "fclk_div7",
|
||||
"fclk_div4", "fclk_div3", "fclk_div5"
|
||||
};
|
||||
|
||||
static struct clk_mux gxbb_mali_0_sel = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.mask = 0x7,
|
||||
.shift = 9,
|
||||
.table = mux_table_mali_0_1,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_0_sel",
|
||||
.ops = &clk_mux_ops,
|
||||
/*
|
||||
* bits 10:9 selects from 8 possible parents:
|
||||
* xtal, gp0_pll, mpll2, mpll1, fclk_div7,
|
||||
* fclk_div4, fclk_div3, fclk_div5
|
||||
*/
|
||||
.parent_names = gxbb_mali_0_1_parent_names,
|
||||
.num_parents = 8,
|
||||
.flags = CLK_SET_RATE_NO_REPARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_divider gxbb_mali_0_div = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.shift = 0,
|
||||
.width = 7,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_0_div",
|
||||
.ops = &clk_divider_ops,
|
||||
.parent_names = (const char *[]){ "mali_0_sel" },
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_NO_REPARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_gate gxbb_mali_0 = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.bit_idx = 8,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_0",
|
||||
.ops = &clk_gate_ops,
|
||||
.parent_names = (const char *[]){ "mali_0_div" },
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_PARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_mux gxbb_mali_1_sel = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.mask = 0x7,
|
||||
.shift = 25,
|
||||
.table = mux_table_mali_0_1,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_1_sel",
|
||||
.ops = &clk_mux_ops,
|
||||
/*
|
||||
* bits 10:9 selects from 8 possible parents:
|
||||
* xtal, gp0_pll, mpll2, mpll1, fclk_div7,
|
||||
* fclk_div4, fclk_div3, fclk_div5
|
||||
*/
|
||||
.parent_names = gxbb_mali_0_1_parent_names,
|
||||
.num_parents = 8,
|
||||
.flags = CLK_SET_RATE_NO_REPARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_divider gxbb_mali_1_div = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.shift = 16,
|
||||
.width = 7,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_1_div",
|
||||
.ops = &clk_divider_ops,
|
||||
.parent_names = (const char *[]){ "mali_1_sel" },
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_NO_REPARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static struct clk_gate gxbb_mali_1 = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.bit_idx = 24,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali_1",
|
||||
.ops = &clk_gate_ops,
|
||||
.parent_names = (const char *[]){ "mali_1_div" },
|
||||
.num_parents = 1,
|
||||
.flags = CLK_SET_RATE_PARENT,
|
||||
},
|
||||
};
|
||||
|
||||
static u32 mux_table_mali[] = {0, 1};
|
||||
static const char *gxbb_mali_parent_names[] = {
|
||||
"mali_0", "mali_1"
|
||||
};
|
||||
|
||||
static struct clk_mux gxbb_mali = {
|
||||
.reg = (void *)HHI_MALI_CLK_CNTL,
|
||||
.mask = 1,
|
||||
.shift = 31,
|
||||
.table = mux_table_mali,
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mali",
|
||||
.ops = &clk_mux_ops,
|
||||
.parent_names = gxbb_mali_parent_names,
|
||||
.num_parents = 2,
|
||||
.flags = CLK_SET_RATE_NO_REPARENT,
|
||||
},
|
||||
};
|
||||
|
||||
/* Everything Else (EE) domain gates */
|
||||
static MESON_GATE(gxbb_ddr, HHI_GCLK_MPEG0, 0);
|
||||
static MESON_GATE(gxbb_dos, HHI_GCLK_MPEG0, 1);
|
||||
|
|
@ -797,6 +1038,126 @@ static struct clk_hw_onecell_data gxbb_hw_onecell_data = {
|
|||
[CLKID_SAR_ADC_CLK] = &gxbb_sar_adc_clk.hw,
|
||||
[CLKID_SAR_ADC_SEL] = &gxbb_sar_adc_clk_sel.hw,
|
||||
[CLKID_SAR_ADC_DIV] = &gxbb_sar_adc_clk_div.hw,
|
||||
[CLKID_MALI_0_SEL] = &gxbb_mali_0_sel.hw,
|
||||
[CLKID_MALI_0_DIV] = &gxbb_mali_0_div.hw,
|
||||
[CLKID_MALI_0] = &gxbb_mali_0.hw,
|
||||
[CLKID_MALI_1_SEL] = &gxbb_mali_1_sel.hw,
|
||||
[CLKID_MALI_1_DIV] = &gxbb_mali_1_div.hw,
|
||||
[CLKID_MALI_1] = &gxbb_mali_1.hw,
|
||||
[CLKID_MALI] = &gxbb_mali.hw,
|
||||
},
|
||||
.num = NR_CLKS,
|
||||
};
|
||||
|
||||
static struct clk_hw_onecell_data gxl_hw_onecell_data = {
|
||||
.hws = {
|
||||
[CLKID_SYS_PLL] = &gxbb_sys_pll.hw,
|
||||
[CLKID_CPUCLK] = &gxbb_cpu_clk.hw,
|
||||
[CLKID_HDMI_PLL] = &gxbb_hdmi_pll.hw,
|
||||
[CLKID_FIXED_PLL] = &gxbb_fixed_pll.hw,
|
||||
[CLKID_FCLK_DIV2] = &gxbb_fclk_div2.hw,
|
||||
[CLKID_FCLK_DIV3] = &gxbb_fclk_div3.hw,
|
||||
[CLKID_FCLK_DIV4] = &gxbb_fclk_div4.hw,
|
||||
[CLKID_FCLK_DIV5] = &gxbb_fclk_div5.hw,
|
||||
[CLKID_FCLK_DIV7] = &gxbb_fclk_div7.hw,
|
||||
[CLKID_GP0_PLL] = &gxl_gp0_pll.hw,
|
||||
[CLKID_MPEG_SEL] = &gxbb_mpeg_clk_sel.hw,
|
||||
[CLKID_MPEG_DIV] = &gxbb_mpeg_clk_div.hw,
|
||||
[CLKID_CLK81] = &gxbb_clk81.hw,
|
||||
[CLKID_MPLL0] = &gxbb_mpll0.hw,
|
||||
[CLKID_MPLL1] = &gxbb_mpll1.hw,
|
||||
[CLKID_MPLL2] = &gxbb_mpll2.hw,
|
||||
[CLKID_DDR] = &gxbb_ddr.hw,
|
||||
[CLKID_DOS] = &gxbb_dos.hw,
|
||||
[CLKID_ISA] = &gxbb_isa.hw,
|
||||
[CLKID_PL301] = &gxbb_pl301.hw,
|
||||
[CLKID_PERIPHS] = &gxbb_periphs.hw,
|
||||
[CLKID_SPICC] = &gxbb_spicc.hw,
|
||||
[CLKID_I2C] = &gxbb_i2c.hw,
|
||||
[CLKID_SAR_ADC] = &gxbb_sar_adc.hw,
|
||||
[CLKID_SMART_CARD] = &gxbb_smart_card.hw,
|
||||
[CLKID_RNG0] = &gxbb_rng0.hw,
|
||||
[CLKID_UART0] = &gxbb_uart0.hw,
|
||||
[CLKID_SDHC] = &gxbb_sdhc.hw,
|
||||
[CLKID_STREAM] = &gxbb_stream.hw,
|
||||
[CLKID_ASYNC_FIFO] = &gxbb_async_fifo.hw,
|
||||
[CLKID_SDIO] = &gxbb_sdio.hw,
|
||||
[CLKID_ABUF] = &gxbb_abuf.hw,
|
||||
[CLKID_HIU_IFACE] = &gxbb_hiu_iface.hw,
|
||||
[CLKID_ASSIST_MISC] = &gxbb_assist_misc.hw,
|
||||
[CLKID_SPI] = &gxbb_spi.hw,
|
||||
[CLKID_I2S_SPDIF] = &gxbb_i2s_spdif.hw,
|
||||
[CLKID_ETH] = &gxbb_eth.hw,
|
||||
[CLKID_DEMUX] = &gxbb_demux.hw,
|
||||
[CLKID_AIU_GLUE] = &gxbb_aiu_glue.hw,
|
||||
[CLKID_IEC958] = &gxbb_iec958.hw,
|
||||
[CLKID_I2S_OUT] = &gxbb_i2s_out.hw,
|
||||
[CLKID_AMCLK] = &gxbb_amclk.hw,
|
||||
[CLKID_AIFIFO2] = &gxbb_aififo2.hw,
|
||||
[CLKID_MIXER] = &gxbb_mixer.hw,
|
||||
[CLKID_MIXER_IFACE] = &gxbb_mixer_iface.hw,
|
||||
[CLKID_ADC] = &gxbb_adc.hw,
|
||||
[CLKID_BLKMV] = &gxbb_blkmv.hw,
|
||||
[CLKID_AIU] = &gxbb_aiu.hw,
|
||||
[CLKID_UART1] = &gxbb_uart1.hw,
|
||||
[CLKID_G2D] = &gxbb_g2d.hw,
|
||||
[CLKID_USB0] = &gxbb_usb0.hw,
|
||||
[CLKID_USB1] = &gxbb_usb1.hw,
|
||||
[CLKID_RESET] = &gxbb_reset.hw,
|
||||
[CLKID_NAND] = &gxbb_nand.hw,
|
||||
[CLKID_DOS_PARSER] = &gxbb_dos_parser.hw,
|
||||
[CLKID_USB] = &gxbb_usb.hw,
|
||||
[CLKID_VDIN1] = &gxbb_vdin1.hw,
|
||||
[CLKID_AHB_ARB0] = &gxbb_ahb_arb0.hw,
|
||||
[CLKID_EFUSE] = &gxbb_efuse.hw,
|
||||
[CLKID_BOOT_ROM] = &gxbb_boot_rom.hw,
|
||||
[CLKID_AHB_DATA_BUS] = &gxbb_ahb_data_bus.hw,
|
||||
[CLKID_AHB_CTRL_BUS] = &gxbb_ahb_ctrl_bus.hw,
|
||||
[CLKID_HDMI_INTR_SYNC] = &gxbb_hdmi_intr_sync.hw,
|
||||
[CLKID_HDMI_PCLK] = &gxbb_hdmi_pclk.hw,
|
||||
[CLKID_USB1_DDR_BRIDGE] = &gxbb_usb1_ddr_bridge.hw,
|
||||
[CLKID_USB0_DDR_BRIDGE] = &gxbb_usb0_ddr_bridge.hw,
|
||||
[CLKID_MMC_PCLK] = &gxbb_mmc_pclk.hw,
|
||||
[CLKID_DVIN] = &gxbb_dvin.hw,
|
||||
[CLKID_UART2] = &gxbb_uart2.hw,
|
||||
[CLKID_SANA] = &gxbb_sana.hw,
|
||||
[CLKID_VPU_INTR] = &gxbb_vpu_intr.hw,
|
||||
[CLKID_SEC_AHB_AHB3_BRIDGE] = &gxbb_sec_ahb_ahb3_bridge.hw,
|
||||
[CLKID_CLK81_A53] = &gxbb_clk81_a53.hw,
|
||||
[CLKID_VCLK2_VENCI0] = &gxbb_vclk2_venci0.hw,
|
||||
[CLKID_VCLK2_VENCI1] = &gxbb_vclk2_venci1.hw,
|
||||
[CLKID_VCLK2_VENCP0] = &gxbb_vclk2_vencp0.hw,
|
||||
[CLKID_VCLK2_VENCP1] = &gxbb_vclk2_vencp1.hw,
|
||||
[CLKID_GCLK_VENCI_INT0] = &gxbb_gclk_venci_int0.hw,
|
||||
[CLKID_GCLK_VENCI_INT] = &gxbb_gclk_vencp_int.hw,
|
||||
[CLKID_DAC_CLK] = &gxbb_dac_clk.hw,
|
||||
[CLKID_AOCLK_GATE] = &gxbb_aoclk_gate.hw,
|
||||
[CLKID_IEC958_GATE] = &gxbb_iec958_gate.hw,
|
||||
[CLKID_ENC480P] = &gxbb_enc480p.hw,
|
||||
[CLKID_RNG1] = &gxbb_rng1.hw,
|
||||
[CLKID_GCLK_VENCI_INT1] = &gxbb_gclk_venci_int1.hw,
|
||||
[CLKID_VCLK2_VENCLMCC] = &gxbb_vclk2_venclmcc.hw,
|
||||
[CLKID_VCLK2_VENCL] = &gxbb_vclk2_vencl.hw,
|
||||
[CLKID_VCLK_OTHER] = &gxbb_vclk_other.hw,
|
||||
[CLKID_EDP] = &gxbb_edp.hw,
|
||||
[CLKID_AO_MEDIA_CPU] = &gxbb_ao_media_cpu.hw,
|
||||
[CLKID_AO_AHB_SRAM] = &gxbb_ao_ahb_sram.hw,
|
||||
[CLKID_AO_AHB_BUS] = &gxbb_ao_ahb_bus.hw,
|
||||
[CLKID_AO_IFACE] = &gxbb_ao_iface.hw,
|
||||
[CLKID_AO_I2C] = &gxbb_ao_i2c.hw,
|
||||
[CLKID_SD_EMMC_A] = &gxbb_emmc_a.hw,
|
||||
[CLKID_SD_EMMC_B] = &gxbb_emmc_b.hw,
|
||||
[CLKID_SD_EMMC_C] = &gxbb_emmc_c.hw,
|
||||
[CLKID_SAR_ADC_CLK] = &gxbb_sar_adc_clk.hw,
|
||||
[CLKID_SAR_ADC_SEL] = &gxbb_sar_adc_clk_sel.hw,
|
||||
[CLKID_SAR_ADC_DIV] = &gxbb_sar_adc_clk_div.hw,
|
||||
[CLKID_MALI_0_SEL] = &gxbb_mali_0_sel.hw,
|
||||
[CLKID_MALI_0_DIV] = &gxbb_mali_0_div.hw,
|
||||
[CLKID_MALI_0] = &gxbb_mali_0.hw,
|
||||
[CLKID_MALI_1_SEL] = &gxbb_mali_1_sel.hw,
|
||||
[CLKID_MALI_1_DIV] = &gxbb_mali_1_div.hw,
|
||||
[CLKID_MALI_1] = &gxbb_mali_1.hw,
|
||||
[CLKID_MALI] = &gxbb_mali.hw,
|
||||
},
|
||||
.num = NR_CLKS,
|
||||
};
|
||||
|
|
@ -810,13 +1171,20 @@ static struct meson_clk_pll *const gxbb_clk_plls[] = {
|
|||
&gxbb_gp0_pll,
|
||||
};
|
||||
|
||||
static struct meson_clk_pll *const gxl_clk_plls[] = {
|
||||
&gxbb_fixed_pll,
|
||||
&gxbb_hdmi_pll,
|
||||
&gxbb_sys_pll,
|
||||
&gxl_gp0_pll,
|
||||
};
|
||||
|
||||
static struct meson_clk_mpll *const gxbb_clk_mplls[] = {
|
||||
&gxbb_mpll0,
|
||||
&gxbb_mpll1,
|
||||
&gxbb_mpll2,
|
||||
};
|
||||
|
||||
static struct clk_gate *gxbb_clk_gates[] = {
|
||||
static struct clk_gate *const gxbb_clk_gates[] = {
|
||||
&gxbb_clk81,
|
||||
&gxbb_ddr,
|
||||
&gxbb_dos,
|
||||
|
|
@ -900,16 +1268,89 @@ static struct clk_gate *gxbb_clk_gates[] = {
|
|||
&gxbb_emmc_b,
|
||||
&gxbb_emmc_c,
|
||||
&gxbb_sar_adc_clk,
|
||||
&gxbb_mali_0,
|
||||
&gxbb_mali_1,
|
||||
};
|
||||
|
||||
static struct clk_mux *const gxbb_clk_muxes[] = {
|
||||
&gxbb_mpeg_clk_sel,
|
||||
&gxbb_sar_adc_clk_sel,
|
||||
&gxbb_mali_0_sel,
|
||||
&gxbb_mali_1_sel,
|
||||
&gxbb_mali,
|
||||
};
|
||||
|
||||
static struct clk_divider *const gxbb_clk_dividers[] = {
|
||||
&gxbb_mpeg_clk_div,
|
||||
&gxbb_sar_adc_clk_div,
|
||||
&gxbb_mali_0_div,
|
||||
&gxbb_mali_1_div,
|
||||
};
|
||||
|
||||
struct clkc_data {
|
||||
struct clk_gate *const *clk_gates;
|
||||
unsigned int clk_gates_count;
|
||||
struct meson_clk_mpll *const *clk_mplls;
|
||||
unsigned int clk_mplls_count;
|
||||
struct meson_clk_pll *const *clk_plls;
|
||||
unsigned int clk_plls_count;
|
||||
struct clk_mux *const *clk_muxes;
|
||||
unsigned int clk_muxes_count;
|
||||
struct clk_divider *const *clk_dividers;
|
||||
unsigned int clk_dividers_count;
|
||||
struct meson_clk_cpu *cpu_clk;
|
||||
struct clk_hw_onecell_data *hw_onecell_data;
|
||||
};
|
||||
|
||||
static const struct clkc_data gxbb_clkc_data = {
|
||||
.clk_gates = gxbb_clk_gates,
|
||||
.clk_gates_count = ARRAY_SIZE(gxbb_clk_gates),
|
||||
.clk_mplls = gxbb_clk_mplls,
|
||||
.clk_mplls_count = ARRAY_SIZE(gxbb_clk_mplls),
|
||||
.clk_plls = gxbb_clk_plls,
|
||||
.clk_plls_count = ARRAY_SIZE(gxbb_clk_plls),
|
||||
.clk_muxes = gxbb_clk_muxes,
|
||||
.clk_muxes_count = ARRAY_SIZE(gxbb_clk_muxes),
|
||||
.clk_dividers = gxbb_clk_dividers,
|
||||
.clk_dividers_count = ARRAY_SIZE(gxbb_clk_dividers),
|
||||
.cpu_clk = &gxbb_cpu_clk,
|
||||
.hw_onecell_data = &gxbb_hw_onecell_data,
|
||||
};
|
||||
|
||||
static const struct clkc_data gxl_clkc_data = {
|
||||
.clk_gates = gxbb_clk_gates,
|
||||
.clk_gates_count = ARRAY_SIZE(gxbb_clk_gates),
|
||||
.clk_mplls = gxbb_clk_mplls,
|
||||
.clk_mplls_count = ARRAY_SIZE(gxbb_clk_mplls),
|
||||
.clk_plls = gxl_clk_plls,
|
||||
.clk_plls_count = ARRAY_SIZE(gxl_clk_plls),
|
||||
.clk_muxes = gxbb_clk_muxes,
|
||||
.clk_muxes_count = ARRAY_SIZE(gxbb_clk_muxes),
|
||||
.clk_dividers = gxbb_clk_dividers,
|
||||
.clk_dividers_count = ARRAY_SIZE(gxbb_clk_dividers),
|
||||
.cpu_clk = &gxbb_cpu_clk,
|
||||
.hw_onecell_data = &gxl_hw_onecell_data,
|
||||
};
|
||||
|
||||
static const struct of_device_id clkc_match_table[] = {
|
||||
{ .compatible = "amlogic,gxbb-clkc", .data = &gxbb_clkc_data },
|
||||
{ .compatible = "amlogic,gxl-clkc", .data = &gxl_clkc_data },
|
||||
{},
|
||||
};
|
||||
|
||||
static int gxbb_clkc_probe(struct platform_device *pdev)
|
||||
{
|
||||
const struct clkc_data *clkc_data;
|
||||
void __iomem *clk_base;
|
||||
int ret, clkid, i;
|
||||
struct clk_hw *parent_hw;
|
||||
struct clk *parent_clk;
|
||||
struct device *dev = &pdev->dev;
|
||||
|
||||
clkc_data = of_device_get_match_data(&pdev->dev);
|
||||
if (!clkc_data)
|
||||
return -EINVAL;
|
||||
|
||||
/* Generic clocks and PLLs */
|
||||
clk_base = of_iomap(dev->of_node, 0);
|
||||
if (!clk_base) {
|
||||
|
|
@ -918,34 +1359,37 @@ static int gxbb_clkc_probe(struct platform_device *pdev)
|
|||
}
|
||||
|
||||
/* Populate base address for PLLs */
|
||||
for (i = 0; i < ARRAY_SIZE(gxbb_clk_plls); i++)
|
||||
gxbb_clk_plls[i]->base = clk_base;
|
||||
for (i = 0; i < clkc_data->clk_plls_count; i++)
|
||||
clkc_data->clk_plls[i]->base = clk_base;
|
||||
|
||||
/* Populate base address for MPLLs */
|
||||
for (i = 0; i < ARRAY_SIZE(gxbb_clk_mplls); i++)
|
||||
gxbb_clk_mplls[i]->base = clk_base;
|
||||
for (i = 0; i < clkc_data->clk_mplls_count; i++)
|
||||
clkc_data->clk_mplls[i]->base = clk_base;
|
||||
|
||||
/* Populate the base address for CPU clk */
|
||||
gxbb_cpu_clk.base = clk_base;
|
||||
|
||||
/* Populate the base address for the MPEG clks */
|
||||
gxbb_mpeg_clk_sel.reg = clk_base + (u64)gxbb_mpeg_clk_sel.reg;
|
||||
gxbb_mpeg_clk_div.reg = clk_base + (u64)gxbb_mpeg_clk_div.reg;
|
||||
|
||||
/* Populate the base address for the SAR ADC clks */
|
||||
gxbb_sar_adc_clk_sel.reg = clk_base + (u64)gxbb_sar_adc_clk_sel.reg;
|
||||
gxbb_sar_adc_clk_div.reg = clk_base + (u64)gxbb_sar_adc_clk_div.reg;
|
||||
clkc_data->cpu_clk->base = clk_base;
|
||||
|
||||
/* Populate base address for gates */
|
||||
for (i = 0; i < ARRAY_SIZE(gxbb_clk_gates); i++)
|
||||
gxbb_clk_gates[i]->reg = clk_base +
|
||||
(u64)gxbb_clk_gates[i]->reg;
|
||||
for (i = 0; i < clkc_data->clk_gates_count; i++)
|
||||
clkc_data->clk_gates[i]->reg = clk_base +
|
||||
(u64)clkc_data->clk_gates[i]->reg;
|
||||
|
||||
/* Populate base address for muxes */
|
||||
for (i = 0; i < clkc_data->clk_muxes_count; i++)
|
||||
clkc_data->clk_muxes[i]->reg = clk_base +
|
||||
(u64)clkc_data->clk_muxes[i]->reg;
|
||||
|
||||
/* Populate base address for dividers */
|
||||
for (i = 0; i < clkc_data->clk_dividers_count; i++)
|
||||
clkc_data->clk_dividers[i]->reg = clk_base +
|
||||
(u64)clkc_data->clk_dividers[i]->reg;
|
||||
|
||||
/*
|
||||
* register all clks
|
||||
*/
|
||||
for (clkid = 0; clkid < NR_CLKS; clkid++) {
|
||||
ret = devm_clk_hw_register(dev, gxbb_hw_onecell_data.hws[clkid]);
|
||||
for (clkid = 0; clkid < clkc_data->hw_onecell_data->num; clkid++) {
|
||||
ret = devm_clk_hw_register(dev,
|
||||
clkc_data->hw_onecell_data->hws[clkid]);
|
||||
if (ret)
|
||||
goto iounmap;
|
||||
}
|
||||
|
|
@ -964,9 +1408,9 @@ static int gxbb_clkc_probe(struct platform_device *pdev)
|
|||
* a new clk_hw, and this hack will no longer work. Releasing the ccr
|
||||
* feature before that time solves the problem :-)
|
||||
*/
|
||||
parent_hw = clk_hw_get_parent(&gxbb_cpu_clk.hw);
|
||||
parent_hw = clk_hw_get_parent(&clkc_data->cpu_clk->hw);
|
||||
parent_clk = parent_hw->clk;
|
||||
ret = clk_notifier_register(parent_clk, &gxbb_cpu_clk.clk_nb);
|
||||
ret = clk_notifier_register(parent_clk, &clkc_data->cpu_clk->clk_nb);
|
||||
if (ret) {
|
||||
pr_err("%s: failed to register clock notifier for cpu_clk\n",
|
||||
__func__);
|
||||
|
|
@ -974,23 +1418,18 @@ static int gxbb_clkc_probe(struct platform_device *pdev)
|
|||
}
|
||||
|
||||
return of_clk_add_hw_provider(dev->of_node, of_clk_hw_onecell_get,
|
||||
&gxbb_hw_onecell_data);
|
||||
clkc_data->hw_onecell_data);
|
||||
|
||||
iounmap:
|
||||
iounmap(clk_base);
|
||||
return ret;
|
||||
}
|
||||
|
||||
static const struct of_device_id gxbb_clkc_match_table[] = {
|
||||
{ .compatible = "amlogic,gxbb-clkc" },
|
||||
{ }
|
||||
};
|
||||
|
||||
static struct platform_driver gxbb_driver = {
|
||||
.probe = gxbb_clkc_probe,
|
||||
.driver = {
|
||||
.name = "gxbb-clkc",
|
||||
.of_match_table = gxbb_clkc_match_table,
|
||||
.of_match_table = clkc_match_table,
|
||||
},
|
||||
};
|
||||
|
||||
|
|
|
|||
|
|
@ -71,6 +71,8 @@
|
|||
#define HHI_GP0_PLL_CNTL2 0x44 /* 0x11 offset in data sheet */
|
||||
#define HHI_GP0_PLL_CNTL3 0x48 /* 0x12 offset in data sheet */
|
||||
#define HHI_GP0_PLL_CNTL4 0x4c /* 0x13 offset in data sheet */
|
||||
#define HHI_GP0_PLL_CNTL5 0x50 /* 0x14 offset in data sheet */
|
||||
#define HHI_GP0_PLL_CNTL1 0x58 /* 0x16 offset in data sheet */
|
||||
|
||||
#define HHI_XTAL_DIVN_CNTL 0xbc /* 0x2f offset in data sheet */
|
||||
#define HHI_TIMER90K 0xec /* 0x3b offset in data sheet */
|
||||
|
|
@ -177,7 +179,7 @@
|
|||
/* CLKID_FCLK_DIV4 */
|
||||
#define CLKID_FCLK_DIV5 7
|
||||
#define CLKID_FCLK_DIV7 8
|
||||
#define CLKID_GP0_PLL 9
|
||||
/* CLKID_GP0_PLL */
|
||||
#define CLKID_MPEG_SEL 10
|
||||
#define CLKID_MPEG_DIV 11
|
||||
/* CLKID_CLK81 */
|
||||
|
|
@ -206,16 +208,16 @@
|
|||
#define CLKID_I2S_SPDIF 35
|
||||
/* CLKID_ETH */
|
||||
#define CLKID_DEMUX 37
|
||||
#define CLKID_AIU_GLUE 38
|
||||
/* CLKID_AIU_GLUE */
|
||||
#define CLKID_IEC958 39
|
||||
#define CLKID_I2S_OUT 40
|
||||
/* CLKID_I2S_OUT */
|
||||
#define CLKID_AMCLK 41
|
||||
#define CLKID_AIFIFO2 42
|
||||
#define CLKID_MIXER 43
|
||||
#define CLKID_MIXER_IFACE 44
|
||||
/* CLKID_MIXER_IFACE */
|
||||
#define CLKID_ADC 45
|
||||
#define CLKID_BLKMV 46
|
||||
#define CLKID_AIU 47
|
||||
/* CLKID_AIU */
|
||||
#define CLKID_UART1 48
|
||||
#define CLKID_G2D 49
|
||||
/* CLKID_USB0 */
|
||||
|
|
@ -248,7 +250,7 @@
|
|||
/* CLKID_GCLK_VENCI_INT0 */
|
||||
#define CLKID_GCLK_VENCI_INT 78
|
||||
#define CLKID_DAC_CLK 79
|
||||
#define CLKID_AOCLK_GATE 80
|
||||
/* CLKID_AOCLK_GATE */
|
||||
#define CLKID_IEC958_GATE 81
|
||||
#define CLKID_ENC480P 82
|
||||
#define CLKID_RNG1 83
|
||||
|
|
@ -268,8 +270,15 @@
|
|||
/* CLKID_SAR_ADC_CLK */
|
||||
/* CLKID_SAR_ADC_SEL */
|
||||
#define CLKID_SAR_ADC_DIV 99
|
||||
/* CLKID_MALI_0_SEL */
|
||||
#define CLKID_MALI_0_DIV 101
|
||||
/* CLKID_MALI_0 */
|
||||
/* CLKID_MALI_1_SEL */
|
||||
#define CLKID_MALI_1_DIV 104
|
||||
/* CLKID_MALI_1 */
|
||||
/* CLKID_MALI */
|
||||
|
||||
#define NR_CLKS 100
|
||||
#define NR_CLKS 107
|
||||
|
||||
/* include the CLKIDs that have been made part of the stable DT binding */
|
||||
#include <dt-bindings/clock/gxbb-clkc.h>
|
||||
|
|
|
|||
|
|
@ -245,6 +245,96 @@ static struct clk_fixed_factor meson8b_fclk_div7 = {
|
|||
},
|
||||
};
|
||||
|
||||
static struct meson_clk_mpll meson8b_mpll0 = {
|
||||
.sdm = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL7,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll0",
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
};
|
||||
|
||||
static struct meson_clk_mpll meson8b_mpll1 = {
|
||||
.sdm = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL8,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll1",
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
};
|
||||
|
||||
static struct meson_clk_mpll meson8b_mpll2 = {
|
||||
.sdm = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 0,
|
||||
.width = 14,
|
||||
},
|
||||
.sdm_en = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 15,
|
||||
.width = 1,
|
||||
},
|
||||
.n2 = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 16,
|
||||
.width = 9,
|
||||
},
|
||||
.en = {
|
||||
.reg_off = HHI_MPLL_CNTL9,
|
||||
.shift = 14,
|
||||
.width = 1,
|
||||
},
|
||||
.lock = &clk_lock,
|
||||
.hw.init = &(struct clk_init_data){
|
||||
.name = "mpll2",
|
||||
.ops = &meson_clk_mpll_ops,
|
||||
.parent_names = (const char *[]){ "fixed_pll" },
|
||||
.num_parents = 1,
|
||||
},
|
||||
};
|
||||
|
||||
/*
|
||||
* FIXME cpu clocks and the legacy composite clocks (e.g. clk81) are both PLL
|
||||
* post-dividers and should be modeled with their respective PLLs via the
|
||||
|
|
@ -491,6 +581,9 @@ static struct clk_hw_onecell_data meson8b_hw_onecell_data = {
|
|||
[CLKID_AO_AHB_SRAM] = &meson8b_ao_ahb_sram.hw,
|
||||
[CLKID_AO_AHB_BUS] = &meson8b_ao_ahb_bus.hw,
|
||||
[CLKID_AO_IFACE] = &meson8b_ao_iface.hw,
|
||||
[CLKID_MPLL0] = &meson8b_mpll0.hw,
|
||||
[CLKID_MPLL1] = &meson8b_mpll1.hw,
|
||||
[CLKID_MPLL2] = &meson8b_mpll2.hw,
|
||||
},
|
||||
.num = CLK_NR_CLKS,
|
||||
};
|
||||
|
|
@ -501,7 +594,13 @@ static struct meson_clk_pll *const meson8b_clk_plls[] = {
|
|||
&meson8b_sys_pll,
|
||||
};
|
||||
|
||||
static struct clk_gate *meson8b_clk_gates[] = {
|
||||
static struct meson_clk_mpll *const meson8b_clk_mplls[] = {
|
||||
&meson8b_mpll0,
|
||||
&meson8b_mpll1,
|
||||
&meson8b_mpll2,
|
||||
};
|
||||
|
||||
static struct clk_gate *const meson8b_clk_gates[] = {
|
||||
&meson8b_clk81,
|
||||
&meson8b_ddr,
|
||||
&meson8b_dos,
|
||||
|
|
@ -582,6 +681,14 @@ static struct clk_gate *meson8b_clk_gates[] = {
|
|||
&meson8b_ao_iface,
|
||||
};
|
||||
|
||||
static struct clk_mux *const meson8b_clk_muxes[] = {
|
||||
&meson8b_mpeg_clk_sel,
|
||||
};
|
||||
|
||||
static struct clk_divider *const meson8b_clk_dividers[] = {
|
||||
&meson8b_mpeg_clk_div,
|
||||
};
|
||||
|
||||
static int meson8b_clkc_probe(struct platform_device *pdev)
|
||||
{
|
||||
void __iomem *clk_base;
|
||||
|
|
@ -601,18 +708,28 @@ static int meson8b_clkc_probe(struct platform_device *pdev)
|
|||
for (i = 0; i < ARRAY_SIZE(meson8b_clk_plls); i++)
|
||||
meson8b_clk_plls[i]->base = clk_base;
|
||||
|
||||
/* Populate base address for MPLLs */
|
||||
for (i = 0; i < ARRAY_SIZE(meson8b_clk_mplls); i++)
|
||||
meson8b_clk_mplls[i]->base = clk_base;
|
||||
|
||||
/* Populate the base address for CPU clk */
|
||||
meson8b_cpu_clk.base = clk_base;
|
||||
|
||||
/* Populate the base address for the MPEG clks */
|
||||
meson8b_mpeg_clk_sel.reg = clk_base + (u32)meson8b_mpeg_clk_sel.reg;
|
||||
meson8b_mpeg_clk_div.reg = clk_base + (u32)meson8b_mpeg_clk_div.reg;
|
||||
|
||||
/* Populate base address for gates */
|
||||
for (i = 0; i < ARRAY_SIZE(meson8b_clk_gates); i++)
|
||||
meson8b_clk_gates[i]->reg = clk_base +
|
||||
(u32)meson8b_clk_gates[i]->reg;
|
||||
|
||||
/* Populate base address for muxes */
|
||||
for (i = 0; i < ARRAY_SIZE(meson8b_clk_muxes); i++)
|
||||
meson8b_clk_muxes[i]->reg = clk_base +
|
||||
(u32)meson8b_clk_muxes[i]->reg;
|
||||
|
||||
/* Populate base address for dividers */
|
||||
for (i = 0; i < ARRAY_SIZE(meson8b_clk_dividers); i++)
|
||||
meson8b_clk_dividers[i]->reg = clk_base +
|
||||
(u32)meson8b_clk_dividers[i]->reg;
|
||||
|
||||
/*
|
||||
* register all clks
|
||||
* CLKID_UNUSED = 0, so skip it and start with CLKID_XTAL = 1
|
||||
|
|
|
|||
|
|
@ -41,6 +41,21 @@
|
|||
#define HHI_SYS_PLL_CNTL 0x300 /* 0xc0 offset in data sheet */
|
||||
#define HHI_VID_PLL_CNTL 0x320 /* 0xc8 offset in data sheet */
|
||||
|
||||
/*
|
||||
* MPLL register offeset taken from the S905 datasheet. Vendor kernel source
|
||||
* confirm these are the same for the S805.
|
||||
*/
|
||||
#define HHI_MPLL_CNTL 0x280 /* 0xa0 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL2 0x284 /* 0xa1 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL3 0x288 /* 0xa2 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL4 0x28C /* 0xa3 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL5 0x290 /* 0xa4 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL6 0x294 /* 0xa5 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL7 0x298 /* 0xa6 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL8 0x29C /* 0xa7 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL9 0x2A0 /* 0xa8 offset in data sheet */
|
||||
#define HHI_MPLL_CNTL10 0x2A4 /* 0xa9 offset in data sheet */
|
||||
|
||||
/*
|
||||
* CLKID index values
|
||||
*
|
||||
|
|
@ -142,8 +157,11 @@
|
|||
#define CLKID_AO_AHB_SRAM 90
|
||||
#define CLKID_AO_AHB_BUS 91
|
||||
#define CLKID_AO_IFACE 92
|
||||
#define CLKID_MPLL0 93
|
||||
#define CLKID_MPLL1 94
|
||||
#define CLKID_MPLL2 95
|
||||
|
||||
#define CLK_NR_CLKS 93
|
||||
#define CLK_NR_CLKS 96
|
||||
|
||||
/* include the CLKIDs that have been made part of the stable DT binding */
|
||||
#include <dt-bindings/clock/meson8b-clkc.h>
|
||||
|
|
|
|||
|
|
@ -10,12 +10,17 @@
|
|||
#define CLKID_FCLK_DIV2 4
|
||||
#define CLKID_FCLK_DIV3 5
|
||||
#define CLKID_FCLK_DIV4 6
|
||||
#define CLKID_GP0_PLL 9
|
||||
#define CLKID_CLK81 12
|
||||
#define CLKID_MPLL2 15
|
||||
#define CLKID_SPI 34
|
||||
#define CLKID_I2C 22
|
||||
#define CLKID_SAR_ADC 23
|
||||
#define CLKID_ETH 36
|
||||
#define CLKID_AIU_GLUE 38
|
||||
#define CLKID_I2S_OUT 40
|
||||
#define CLKID_MIXER_IFACE 44
|
||||
#define CLKID_AIU 47
|
||||
#define CLKID_USB0 50
|
||||
#define CLKID_USB1 51
|
||||
#define CLKID_USB 55
|
||||
|
|
@ -24,11 +29,17 @@
|
|||
#define CLKID_USB0_DDR_BRIDGE 65
|
||||
#define CLKID_SANA 69
|
||||
#define CLKID_GCLK_VENCI_INT0 77
|
||||
#define CLKID_AOCLK_GATE 80
|
||||
#define CLKID_AO_I2C 93
|
||||
#define CLKID_SD_EMMC_A 94
|
||||
#define CLKID_SD_EMMC_B 95
|
||||
#define CLKID_SD_EMMC_C 96
|
||||
#define CLKID_SAR_ADC_CLK 97
|
||||
#define CLKID_SAR_ADC_SEL 98
|
||||
#define CLKID_MALI_0_SEL 100
|
||||
#define CLKID_MALI_0 102
|
||||
#define CLKID_MALI_1_SEL 103
|
||||
#define CLKID_MALI_1 105
|
||||
#define CLKID_MALI 106
|
||||
|
||||
#endif /* __GXBB_CLKC_H */
|
||||
|
|
|
|||
Загрузка…
Ссылка в новой задаче