perf/vendor_events event tables:
- Add JSON files with vendor event naming for Intel and Power8 processors, allowing users of tools like oprofile to keep using the event names they are used to, as well as people reading vendor documentation, where such naming is used (Andi Kleen, Sukadev Bhattiprolu) Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com> -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQIcBAABCAAGBQJYBj75AAoJENZQFvNTUqpAP6QP/R/p0UPopmJVql2Ht6cTBi04 K8q25fFyBfzILlHGzGenSL4Q2Rv8poBm5fU7bNVWMHyhRxC8iKElRXd/PD9Cq+7c doRavPLcOTIqFgmH3xS5pAy3RjhxQU5+0/rPgrbcwA2d7jJm0ThF+sjBSlO6Ppf+ xxYE1sUgNW2KJLy92FZneD/EVILWV7FX/+DaF0dzKD+9cG5DvGjFSY8Z6gMNITs7 SUYvP/E8/8vchr/U55iGl9jcUMhv5oGq3BIGVwtKnigNuvCABsEk01vbaGd+tnU4 iaSG6nI1eyiwqPswBEXrdZLvWIZHz7XkWglNQMCYJG8unSylTCTr2p2Aedl0Wmel HrR7GRNh0nYhgU7Bp6qnuCKx4Q6WMKTLOle0bDqb6hn47/rfFx0cDfcL8PODQZkK c8vHFV0M3YgrrFeBLGsPs90ocekXsgX0VPql+7RTMX+X9KGTQPV/u0aEXVHMrjVe 9vVWtrl57KERedg9PnVWbcHB2FXQ6ujyaI/liZyjA/UnYQo8LnkmxrFY0d921ikL ruCUAwBO47CJC3e77IuCMKAteR3Na5RiY6PFaVvt/On9R2VC2sC07Wufzam7nBGF 3i/agyoHLVMtWC5bLDANTVH0COchq4W1TtQ2u88z0LWidQ6V+G94Q62JnWVEzLu3 /Nw/9EBBSBliCBcJRwB0 =IZAQ -----END PGP SIGNATURE----- Merge tag 'perf-vendor_events-for-mingo-20161018' of git://git.kernel.org/pub/scm/linux/kernel/git/acme/linux into perf/core Pull perf/vendor_events event tables from Arnaldo Carvalho de Melo: - Add JSON files with vendor event naming for Intel and Power8 processors, allowing users of tools like oprofile to keep using the event names they are used to, as well as people reading vendor documentation, where such naming is used. (Andi Kleen, Sukadev Bhattiprolu) Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com> Signed-off-by: Ingo Molnar <mingo@kernel.org>
This commit is contained in:
Коммит
10b37cb59f
|
@ -0,0 +1,21 @@
|
|||
# Format:
|
||||
# PVR,Version,JSON/file/pathname,Type
|
||||
#
|
||||
# where
|
||||
# PVR Processor version
|
||||
# Version could be used to track version of of JSON file
|
||||
# but currently unused.
|
||||
# JSON/file/pathname is the path to JSON file, relative
|
||||
# to tools/perf/pmu-events/arch/powerpc/.
|
||||
# Type is core, uncore etc
|
||||
#
|
||||
# Multiple PVRs could map to a single JSON file.
|
||||
#
|
||||
|
||||
# Power8 entries
|
||||
004b0000,1,power8.json,core
|
||||
004b0201,1,power8.json,core
|
||||
004c0000,1,power8.json,core
|
||||
004d0000,1,power8.json,core
|
||||
004d0100,1,power8.json,core
|
||||
004d0200,1,power8.json,core
|
|
|
@ -0,0 +1,176 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x4c048",
|
||||
"EventName": "PM_DATA_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c048",
|
||||
"EventName": "PM_DATA_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c04c",
|
||||
"EventName": "PM_DATA_FROM_DL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c042",
|
||||
"EventName": "PM_DATA_FROM_L2",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200fe",
|
||||
"EventName": "PM_DATA_FROM_L2MISS",
|
||||
"BriefDescription": "Demand LD - L2 Miss (not L2 hit)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c04e",
|
||||
"EventName": "PM_DATA_FROM_L2MISS_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L2 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c040",
|
||||
"EventName": "PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c040",
|
||||
"EventName": "PM_DATA_FROM_L2_DISP_CONFLICT_OTHER",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L2 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c040",
|
||||
"EventName": "PM_DATA_FROM_L2_MEPF",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c040",
|
||||
"EventName": "PM_DATA_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c042",
|
||||
"EventName": "PM_DATA_FROM_L3",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300fe",
|
||||
"EventName": "PM_DATA_FROM_L3MISS",
|
||||
"BriefDescription": "Demand LD - L3 Miss (not L2 hit and not L3 hit)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c04e",
|
||||
"EventName": "PM_DATA_FROM_L3MISS_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c042",
|
||||
"EventName": "PM_DATA_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c042",
|
||||
"EventName": "PM_DATA_FROM_L3_MEPF",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c044",
|
||||
"EventName": "PM_DATA_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c04c",
|
||||
"EventName": "PM_DATA_FROM_LL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c04a",
|
||||
"EventName": "PM_DATA_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c048",
|
||||
"EventName": "PM_DATA_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c046",
|
||||
"EventName": "PM_DATA_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c04a",
|
||||
"EventName": "PM_DATA_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3001a",
|
||||
"EventName": "PM_DATA_TABLEWALK_CYC",
|
||||
"BriefDescription": "Tablwalk Cycles (could be 1 or 2 active)",
|
||||
"PublicDescription": "Data Tablewalk Active"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e04e",
|
||||
"EventName": "PM_DPTEG_FROM_L3MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0xd094",
|
||||
"EventName": "PM_DSLB_MISS",
|
||||
"BriefDescription": "Data SLB Miss - Total of all segment sizes",
|
||||
"PublicDescription": "Data SLB Miss - Total of all segment sizesData SLB misses"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1002c",
|
||||
"EventName": "PM_L1_DCACHE_RELOADED_ALL",
|
||||
"BriefDescription": "L1 data cache reloaded for demand or prefetch",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300f6",
|
||||
"EventName": "PM_L1_DCACHE_RELOAD_VALID",
|
||||
"BriefDescription": "DL1 reloaded due to Demand Load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e054",
|
||||
"EventName": "PM_LD_MISS_L1",
|
||||
"BriefDescription": "Load Missed L1",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x100ee",
|
||||
"EventName": "PM_LD_REF_L1",
|
||||
"BriefDescription": "All L1 D cache load references counted at finish, gated by reject",
|
||||
"PublicDescription": "Load Ref count combined for all units"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300f0",
|
||||
"EventName": "PM_ST_MISS_L1",
|
||||
"BriefDescription": "Store Missed L1",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,14 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x2000e",
|
||||
"EventName": "PM_FXU_BUSY",
|
||||
"BriefDescription": "fxu0 busy and fxu1 busy",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1000e",
|
||||
"EventName": "PM_FXU_IDLE",
|
||||
"BriefDescription": "fxu0 idle and fxu1 idle",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,470 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x2505e",
|
||||
"EventName": "PM_BACK_BR_CMPL",
|
||||
"BriefDescription": "Branch instruction completed with a target address less than current instruction address",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10068",
|
||||
"EventName": "PM_BRU_FIN",
|
||||
"BriefDescription": "Branch Instruction Finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20036",
|
||||
"EventName": "PM_BR_2PATH",
|
||||
"BriefDescription": "two path branch",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40060",
|
||||
"EventName": "PM_BR_CMPL",
|
||||
"BriefDescription": "Branch Instruction completed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x400f6",
|
||||
"EventName": "PM_BR_MPRED_CMPL",
|
||||
"BriefDescription": "Number of Branch Mispredicts",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200fa",
|
||||
"EventName": "PM_BR_TAKEN_CMPL",
|
||||
"BriefDescription": "New event for Branch Taken",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10018",
|
||||
"EventName": "PM_IC_DEMAND_CYC",
|
||||
"BriefDescription": "Cycles when a demand ifetch was pending",
|
||||
"PublicDescription": "Demand ifetch pending"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x100f6",
|
||||
"EventName": "PM_IERAT_RELOAD",
|
||||
"BriefDescription": "Number of I-ERAT reloads",
|
||||
"PublicDescription": "IERAT Reloaded (Miss)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4006a",
|
||||
"EventName": "PM_IERAT_RELOAD_16M",
|
||||
"BriefDescription": "IERAT Reloaded (Miss) for a 16M page",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20064",
|
||||
"EventName": "PM_IERAT_RELOAD_4K",
|
||||
"BriefDescription": "IERAT Miss (Not implemented as DI on POWER6)",
|
||||
"PublicDescription": "IERAT Reloaded (Miss) for a 4k page"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3006a",
|
||||
"EventName": "PM_IERAT_RELOAD_64K",
|
||||
"BriefDescription": "IERAT Reloaded (Miss) for a 64k page",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14050",
|
||||
"EventName": "PM_INST_CHIP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for an instruction fetch",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2",
|
||||
"EventName": "PM_INST_CMPL",
|
||||
"BriefDescription": "Number of PowerPC Instructions that completed",
|
||||
"PublicDescription": "PPC Instructions Finished (completed)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200f2",
|
||||
"EventName": "PM_INST_DISP",
|
||||
"BriefDescription": "PPC Dispatched",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x44048",
|
||||
"EventName": "PM_INST_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x34048",
|
||||
"EventName": "PM_INST_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3404c",
|
||||
"EventName": "PM_INST_FROM_DL4",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4404c",
|
||||
"EventName": "PM_INST_FROM_DMEM",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14042",
|
||||
"EventName": "PM_INST_FROM_L2",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1404e",
|
||||
"EventName": "PM_INST_FROM_L2MISS",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L2 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x34040",
|
||||
"EventName": "PM_INST_FROM_L2_DISP_CONFLICT_LDHITST",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x44040",
|
||||
"EventName": "PM_INST_FROM_L2_DISP_CONFLICT_OTHER",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24040",
|
||||
"EventName": "PM_INST_FROM_L2_MEPF",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14040",
|
||||
"EventName": "PM_INST_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L2 without conflict due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L2 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x44042",
|
||||
"EventName": "PM_INST_FROM_L3",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300fa",
|
||||
"EventName": "PM_INST_FROM_L3MISS",
|
||||
"BriefDescription": "Marked instruction was reloaded from a location beyond the local chiplet",
|
||||
"PublicDescription": "Inst from L3 miss"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4404e",
|
||||
"EventName": "PM_INST_FROM_L3MISS_MOD",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to a instruction fetch",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from a localtion other than the local core's L3 due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x34042",
|
||||
"EventName": "PM_INST_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24042",
|
||||
"EventName": "PM_INST_FROM_L3_MEPF",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14044",
|
||||
"EventName": "PM_INST_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from local core's L3 without conflict due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from local core's L3 without conflict due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1404c",
|
||||
"EventName": "PM_INST_FROM_LL4",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from the local chip's L4 cache due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from the local chip's L4 cache due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24048",
|
||||
"EventName": "PM_INST_FROM_LMEM",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from the local chip's Memory due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2404c",
|
||||
"EventName": "PM_INST_FROM_MEMORY",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4404a",
|
||||
"EventName": "PM_INST_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14048",
|
||||
"EventName": "PM_INST_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24046",
|
||||
"EventName": "PM_INST_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1404a",
|
||||
"EventName": "PM_INST_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2404a",
|
||||
"EventName": "PM_INST_FROM_RL4",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3404a",
|
||||
"EventName": "PM_INST_FROM_RMEM",
|
||||
"BriefDescription": "The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to an instruction fetch (not prefetch)",
|
||||
"PublicDescription": "The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either an instruction fetch or instruction fetch plus prefetch if MMCR1[17] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24050",
|
||||
"EventName": "PM_INST_GRP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was group pump (prediction=correct) for an instruction fetch",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was group pump for an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x24052",
|
||||
"EventName": "PM_INST_GRP_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14052",
|
||||
"EventName": "PM_INST_GRP_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1003a",
|
||||
"EventName": "PM_INST_IMC_MATCH_CMPL",
|
||||
"BriefDescription": "IMC Match Count ( Not architected in P8)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x14054",
|
||||
"EventName": "PM_INST_PUMP_CPRED",
|
||||
"BriefDescription": "Pump prediction correct. Counts across all types of pumps for an instruction fetch",
|
||||
"PublicDescription": "Pump prediction correct. Counts across all types of pumpsfor an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x44052",
|
||||
"EventName": "PM_INST_PUMP_MPRED",
|
||||
"BriefDescription": "Pump misprediction. Counts across all types of pumps for an instruction fetch",
|
||||
"PublicDescription": "Pump Mis prediction Counts across all types of pumpsfor an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x34050",
|
||||
"EventName": "PM_INST_SYS_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was system pump (prediction=correct) for an instruction fetch",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was system pump for an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x34052",
|
||||
"EventName": "PM_INST_SYS_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for an instruction fetch",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x44050",
|
||||
"EventName": "PM_INST_SYS_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for an instruction fetch"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x45048",
|
||||
"EventName": "PM_IPTEG_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x35048",
|
||||
"EventName": "PM_IPTEG_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3504c",
|
||||
"EventName": "PM_IPTEG_FROM_DL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4504c",
|
||||
"EventName": "PM_IPTEG_FROM_DMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15042",
|
||||
"EventName": "PM_IPTEG_FROM_L2",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1504e",
|
||||
"EventName": "PM_IPTEG_FROM_L2MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x25040",
|
||||
"EventName": "PM_IPTEG_FROM_L2_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15040",
|
||||
"EventName": "PM_IPTEG_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x45042",
|
||||
"EventName": "PM_IPTEG_FROM_L3",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4504e",
|
||||
"EventName": "PM_IPTEG_FROM_L3MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x35042",
|
||||
"EventName": "PM_IPTEG_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x25042",
|
||||
"EventName": "PM_IPTEG_FROM_L3_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15044",
|
||||
"EventName": "PM_IPTEG_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1504c",
|
||||
"EventName": "PM_IPTEG_FROM_LL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x25048",
|
||||
"EventName": "PM_IPTEG_FROM_LMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2504c",
|
||||
"EventName": "PM_IPTEG_FROM_MEMORY",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4504a",
|
||||
"EventName": "PM_IPTEG_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15048",
|
||||
"EventName": "PM_IPTEG_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x25046",
|
||||
"EventName": "PM_IPTEG_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1504a",
|
||||
"EventName": "PM_IPTEG_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2504a",
|
||||
"EventName": "PM_IPTEG_FROM_RL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3504a",
|
||||
"EventName": "PM_IPTEG_FROM_RMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a instruction side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0xd096",
|
||||
"EventName": "PM_ISLB_MISS",
|
||||
"BriefDescription": "I SLB Miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x400fc",
|
||||
"EventName": "PM_ITLB_MISS",
|
||||
"BriefDescription": "ITLB Reloaded (always zero on POWER6)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200fd",
|
||||
"EventName": "PM_L1_ICACHE_MISS",
|
||||
"BriefDescription": "Demand iCache Miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40012",
|
||||
"EventName": "PM_L1_ICACHE_RELOADED_ALL",
|
||||
"BriefDescription": "Counts all Icache reloads includes demand, prefetchm prefetch turned into demand and demand turned into prefetch",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30068",
|
||||
"EventName": "PM_L1_ICACHE_RELOADED_PREF",
|
||||
"BriefDescription": "Counts all Icache prefetch reloads ( includes demand turned into prefetch)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300f4",
|
||||
"EventName": "PM_THRD_CONC_RUN_INST",
|
||||
"BriefDescription": "PPC Instructions Finished when both threads in run_cycles",
|
||||
"PublicDescription": "Concurrent Run Instructions"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30060",
|
||||
"EventName": "PM_TM_TRANS_RUN_INST",
|
||||
"BriefDescription": "Instructions completed in transactional state",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e014",
|
||||
"EventName": "PM_TM_TX_PASS_RUN_INST",
|
||||
"BriefDescription": "run instructions spent in successful transactions",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,794 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x3515e",
|
||||
"EventName": "PM_MRK_BACK_BR_CMPL",
|
||||
"BriefDescription": "Marked branch instruction completed with a target address less than current instruction address",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2013a",
|
||||
"EventName": "PM_MRK_BRU_FIN",
|
||||
"BriefDescription": "bru marked instr finish",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1016e",
|
||||
"EventName": "PM_MRK_BR_CMPL",
|
||||
"BriefDescription": "Branch Instruction completed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x301e4",
|
||||
"EventName": "PM_MRK_BR_MPRED_CMPL",
|
||||
"BriefDescription": "Marked Branch Mispredicted",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101e2",
|
||||
"EventName": "PM_MRK_BR_TAKEN_CMPL",
|
||||
"BriefDescription": "Marked Branch Taken completed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d148",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d128",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL2L3_MOD_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d148",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c128",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL2L3_SHR_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d14c",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c12c",
|
||||
"EventName": "PM_MRK_DATA_FROM_DL4_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d14c",
|
||||
"EventName": "PM_MRK_DATA_FROM_DMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d12c",
|
||||
"EventName": "PM_MRK_DATA_FROM_DMEM_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d142",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d14e",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2MISS",
|
||||
"BriefDescription": "Data cache reload L2 miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c12e",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2MISS_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from a localtion other than the local core's L2 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c122",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L2 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d140",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c120",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L2 with load hit store conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d140",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d120",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d140",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_MEPF",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d120",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_MEPF_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d140",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L2 without conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c120",
|
||||
"EventName": "PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L2 without conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d142",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x201e4",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3MISS",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a localtion other than the local core's L3 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d12e",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3MISS_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from a localtion other than the local core's L3 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d122",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L3 due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d142",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c122",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_DISP_CONFLICT_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d142",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_MEPF",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d122",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_MEPF_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d144",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "The processor's data cache was reloaded from local core's L3 without conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c124",
|
||||
"EventName": "PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from local core's L3 without conflict due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d14c",
|
||||
"EventName": "PM_MRK_DATA_FROM_LL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from the local chip's L4 cache due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c12c",
|
||||
"EventName": "PM_MRK_DATA_FROM_LL4_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from the local chip's L4 cache due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d148",
|
||||
"EventName": "PM_MRK_DATA_FROM_LMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from the local chip's Memory due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d128",
|
||||
"EventName": "PM_MRK_DATA_FROM_LMEM_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from the local chip's Memory due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d14c",
|
||||
"EventName": "PM_MRK_DATA_FROM_MEMORY",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d12c",
|
||||
"EventName": "PM_MRK_DATA_FROM_MEMORY_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d14a",
|
||||
"EventName": "PM_MRK_DATA_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d12a",
|
||||
"EventName": "PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d148",
|
||||
"EventName": "PM_MRK_DATA_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c128",
|
||||
"EventName": "PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload either shared or modified data from another core's L2/L3 on the same chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d146",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d126",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL2L3_MOD_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d14a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c12a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL2L3_SHR_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d14a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d12a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RL4_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from another chip's L4 on the same Node or Group ( Remote) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d14a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c12a",
|
||||
"EventName": "PM_MRK_DATA_FROM_RMEM_CYC",
|
||||
"BriefDescription": "Duration in cycles to reload from another chip's memory on the same Node or Group ( Remote) due to a marked load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40118",
|
||||
"EventName": "PM_MRK_DCACHE_RELOAD_INTV",
|
||||
"BriefDescription": "Combined Intervention event",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x301e6",
|
||||
"EventName": "PM_MRK_DERAT_MISS",
|
||||
"BriefDescription": "Erat Miss (TLB Access) All page sizes",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d154",
|
||||
"EventName": "PM_MRK_DERAT_MISS_16G",
|
||||
"BriefDescription": "Marked Data ERAT Miss (Data TLB Access) page size 16G",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d154",
|
||||
"EventName": "PM_MRK_DERAT_MISS_16M",
|
||||
"BriefDescription": "Marked Data ERAT Miss (Data TLB Access) page size 16M",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d156",
|
||||
"EventName": "PM_MRK_DERAT_MISS_4K",
|
||||
"BriefDescription": "Marked Data ERAT Miss (Data TLB Access) page size 4K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d154",
|
||||
"EventName": "PM_MRK_DERAT_MISS_64K",
|
||||
"BriefDescription": "Marked Data ERAT Miss (Data TLB Access) page size 64K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20132",
|
||||
"EventName": "PM_MRK_DFU_FIN",
|
||||
"BriefDescription": "Decimal Unit marked Instruction Finish",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f148",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3f148",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3f14c",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_DL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f14c",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_DMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f142",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L2",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f14e",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L2MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f140",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L2_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f140",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f142",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L3",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f14e",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L3MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L3 due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3f142",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f142",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L3_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f144",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f14c",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_LL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f148",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_LMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's Memory due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f14c",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_MEMORY",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f14a",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f148",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f146",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f14a",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f14a",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_RL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3f14a",
|
||||
"EventName": "PM_MRK_DPTEG_FROM_RMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a marked data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x401e4",
|
||||
"EventName": "PM_MRK_DTLB_MISS",
|
||||
"BriefDescription": "Marked dtlb miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d158",
|
||||
"EventName": "PM_MRK_DTLB_MISS_16G",
|
||||
"BriefDescription": "Marked Data TLB Miss page size 16G",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d156",
|
||||
"EventName": "PM_MRK_DTLB_MISS_16M",
|
||||
"BriefDescription": "Marked Data TLB Miss page size 16M",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d156",
|
||||
"EventName": "PM_MRK_DTLB_MISS_4K",
|
||||
"BriefDescription": "Marked Data TLB Miss page size 4k",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d156",
|
||||
"EventName": "PM_MRK_DTLB_MISS_64K",
|
||||
"BriefDescription": "Marked Data TLB Miss page size 64K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40154",
|
||||
"EventName": "PM_MRK_FAB_RSP_BKILL",
|
||||
"BriefDescription": "Marked store had to do a bkill",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f150",
|
||||
"EventName": "PM_MRK_FAB_RSP_BKILL_CYC",
|
||||
"BriefDescription": "cycles L2 RC took for a bkill",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3015e",
|
||||
"EventName": "PM_MRK_FAB_RSP_CLAIM_RTY",
|
||||
"BriefDescription": "Sampled store did a rwitm and got a rty",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30154",
|
||||
"EventName": "PM_MRK_FAB_RSP_DCLAIM",
|
||||
"BriefDescription": "Marked store had to do a dclaim",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2f152",
|
||||
"EventName": "PM_MRK_FAB_RSP_DCLAIM_CYC",
|
||||
"BriefDescription": "cycles L2 RC took for a dclaim",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4015e",
|
||||
"EventName": "PM_MRK_FAB_RSP_RD_RTY",
|
||||
"BriefDescription": "Sampled L2 reads retry count",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1015e",
|
||||
"EventName": "PM_MRK_FAB_RSP_RD_T_INTV",
|
||||
"BriefDescription": "Sampled Read got a T intervention",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4f150",
|
||||
"EventName": "PM_MRK_FAB_RSP_RWITM_CYC",
|
||||
"BriefDescription": "cycles L2 RC took for a rwitm",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2015e",
|
||||
"EventName": "PM_MRK_FAB_RSP_RWITM_RTY",
|
||||
"BriefDescription": "Sampled store did a rwitm and got a rty",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20134",
|
||||
"EventName": "PM_MRK_FXU_FIN",
|
||||
"BriefDescription": "fxu marked instr finish",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x401e0",
|
||||
"EventName": "PM_MRK_INST_CMPL",
|
||||
"BriefDescription": "marked instruction completed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20130",
|
||||
"EventName": "PM_MRK_INST_DECODED",
|
||||
"BriefDescription": "marked instruction decoded",
|
||||
"PublicDescription": "marked instruction decoded. Name from ISU?"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101e0",
|
||||
"EventName": "PM_MRK_INST_DISP",
|
||||
"BriefDescription": "The thread has dispatched a randomly sampled marked instruction",
|
||||
"PublicDescription": "Marked Instruction dispatched"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30130",
|
||||
"EventName": "PM_MRK_INST_FIN",
|
||||
"BriefDescription": "marked instruction finished",
|
||||
"PublicDescription": "marked instr finish any unit"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x401e6",
|
||||
"EventName": "PM_MRK_INST_FROM_L3MISS",
|
||||
"BriefDescription": "Marked instruction was reloaded from a location beyond the local chiplet",
|
||||
"PublicDescription": "n/a"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10132",
|
||||
"EventName": "PM_MRK_INST_ISSUED",
|
||||
"BriefDescription": "Marked instruction issued",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40134",
|
||||
"EventName": "PM_MRK_INST_TIMEO",
|
||||
"BriefDescription": "marked Instruction finish timeout (instruction lost)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101e4",
|
||||
"EventName": "PM_MRK_L1_ICACHE_MISS",
|
||||
"BriefDescription": "sampled Instruction suffered an icache Miss",
|
||||
"PublicDescription": "Marked L1 Icache Miss"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101ea",
|
||||
"EventName": "PM_MRK_L1_RELOAD_VALID",
|
||||
"BriefDescription": "Marked demand reload",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20114",
|
||||
"EventName": "PM_MRK_L2_RC_DISP",
|
||||
"BriefDescription": "Marked Instruction RC dispatched in L2",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3012a",
|
||||
"EventName": "PM_MRK_L2_RC_DONE",
|
||||
"BriefDescription": "Marked RC done",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40116",
|
||||
"EventName": "PM_MRK_LARX_FIN",
|
||||
"BriefDescription": "Larx finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1013e",
|
||||
"EventName": "PM_MRK_LD_MISS_EXPOSED_CYC",
|
||||
"BriefDescription": "Marked Load exposed Miss cycles",
|
||||
"PublicDescription": "Marked Load exposed Miss (use edge detect to count #)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x201e2",
|
||||
"EventName": "PM_MRK_LD_MISS_L1",
|
||||
"BriefDescription": "Marked DL1 Demand Miss counted at exec time",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4013e",
|
||||
"EventName": "PM_MRK_LD_MISS_L1_CYC",
|
||||
"BriefDescription": "Marked ld latency",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40132",
|
||||
"EventName": "PM_MRK_LSU_FIN",
|
||||
"BriefDescription": "lsu marked instr finish",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20112",
|
||||
"EventName": "PM_MRK_NTF_FIN",
|
||||
"BriefDescription": "Marked next to finish instruction finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1d15e",
|
||||
"EventName": "PM_MRK_RUN_CYC",
|
||||
"BriefDescription": "Marked run cycles",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3013e",
|
||||
"EventName": "PM_MRK_STALL_CMPLU_CYC",
|
||||
"BriefDescription": "Marked Group completion Stall",
|
||||
"PublicDescription": "Marked Group Completion Stall cycles (use edge detect to count #)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e158",
|
||||
"EventName": "PM_MRK_STCX_FAIL",
|
||||
"BriefDescription": "marked stcx failed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10134",
|
||||
"EventName": "PM_MRK_ST_CMPL",
|
||||
"BriefDescription": "marked store completed and sent to nest",
|
||||
"PublicDescription": "Marked store completed"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30134",
|
||||
"EventName": "PM_MRK_ST_CMPL_INT",
|
||||
"BriefDescription": "marked store finished with intervention",
|
||||
"PublicDescription": "marked store complete (data home) with intervention"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3f150",
|
||||
"EventName": "PM_MRK_ST_DRAIN_TO_L2DISP_CYC",
|
||||
"BriefDescription": "cycles to drain st from core to L2",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3012c",
|
||||
"EventName": "PM_MRK_ST_FWD",
|
||||
"BriefDescription": "Marked st forwards",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1f150",
|
||||
"EventName": "PM_MRK_ST_L2DISP_TO_CMPL_CYC",
|
||||
"BriefDescription": "cycles from L2 rc disp to l2 rc completion",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20138",
|
||||
"EventName": "PM_MRK_ST_NEST",
|
||||
"BriefDescription": "Marked store sent to nest",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30132",
|
||||
"EventName": "PM_MRK_VSU_FIN",
|
||||
"BriefDescription": "VSU marked instr finish",
|
||||
"PublicDescription": "vsu (fpu) marked instr finish"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3d15e",
|
||||
"EventName": "PM_MULT_MRK",
|
||||
"BriefDescription": "mult marked instr",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15152",
|
||||
"EventName": "PM_SYNC_MRK_BR_LINK",
|
||||
"BriefDescription": "Marked Branch and link branch that can cause a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1515c",
|
||||
"EventName": "PM_SYNC_MRK_BR_MPRED",
|
||||
"BriefDescription": "Marked Branch mispredict that can cause a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15156",
|
||||
"EventName": "PM_SYNC_MRK_FX_DIVIDE",
|
||||
"BriefDescription": "Marked fixed point divide that can cause a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15158",
|
||||
"EventName": "PM_SYNC_MRK_L2HIT",
|
||||
"BriefDescription": "Marked L2 Hits that can throw a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1515a",
|
||||
"EventName": "PM_SYNC_MRK_L2MISS",
|
||||
"BriefDescription": "Marked L2 Miss that can throw a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15154",
|
||||
"EventName": "PM_SYNC_MRK_L3MISS",
|
||||
"BriefDescription": "Marked L3 misses that can throw a synchronous interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x15150",
|
||||
"EventName": "PM_SYNC_MRK_PROBE_NOP",
|
||||
"BriefDescription": "Marked probeNops which can cause synchronous interrupts",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,212 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x10050",
|
||||
"EventName": "PM_CHIP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for all data types ( demand load,data,inst prefetch,inst fetch,xlate (I or d)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c050",
|
||||
"EventName": "PM_DATA_CHIP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was chip pump (prediction=correct) for a demand load",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was chip pump (prediction=correct) for a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c04c",
|
||||
"EventName": "PM_DATA_FROM_DMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c048",
|
||||
"EventName": "PM_DATA_FROM_LMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from the local chip's Memory due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from the local chip's Memory due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c04c",
|
||||
"EventName": "PM_DATA_FROM_MEMORY",
|
||||
"BriefDescription": "The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c04a",
|
||||
"EventName": "PM_DATA_FROM_RL4",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from another chip's L4 on the same Node or Group ( Remote) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c04a",
|
||||
"EventName": "PM_DATA_FROM_RMEM",
|
||||
"BriefDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to a demand load",
|
||||
"PublicDescription": "The processor's data cache was reloaded from another chip's memory on the same Node or Group ( Remote) due to either only demand loads or demand loads plus prefetches if MMCR1[16] is 1"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c050",
|
||||
"EventName": "PM_DATA_GRP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was group pump (prediction=correct) for a demand load",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was group pump for a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c052",
|
||||
"EventName": "PM_DATA_GRP_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c052",
|
||||
"EventName": "PM_DATA_GRP_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c054",
|
||||
"EventName": "PM_DATA_PUMP_CPRED",
|
||||
"BriefDescription": "Pump prediction correct. Counts across all types of pumps for a demand load",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c052",
|
||||
"EventName": "PM_DATA_PUMP_MPRED",
|
||||
"BriefDescription": "Pump misprediction. Counts across all types of pumps for a demand load",
|
||||
"PublicDescription": "Pump Mis prediction Counts across all types of pumpsfor a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c050",
|
||||
"EventName": "PM_DATA_SYS_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was system pump (prediction=correct) for a demand load",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was system pump for a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c052",
|
||||
"EventName": "PM_DATA_SYS_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for a demand load",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c050",
|
||||
"EventName": "PM_DATA_SYS_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for a demand load"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e04c",
|
||||
"EventName": "PM_DPTEG_FROM_DL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e04c",
|
||||
"EventName": "PM_DPTEG_FROM_DMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e04a",
|
||||
"EventName": "PM_DPTEG_FROM_RMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group ( Remote) due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20050",
|
||||
"EventName": "PM_GRP_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20052",
|
||||
"EventName": "PM_GRP_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope OR Final Pump Scope(Group) got data from source that was at smaller scope(Chip) Final pump was group pump and initial pump was chip or final and initial pump was gro"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10052",
|
||||
"EventName": "PM_GRP_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Final Pump Scope(Group) to get data sourced, ended up larger than Initial Pump Scope (Chip) Final pump was group pump and initial pump was chip pumpfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x18082",
|
||||
"EventName": "PM_L3_CO_MEPF",
|
||||
"BriefDescription": "L3 CO of line in Mep state ( includes casthrough",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c058",
|
||||
"EventName": "PM_MEM_CO",
|
||||
"BriefDescription": "Memory castouts from this lpar",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10058",
|
||||
"EventName": "PM_MEM_LOC_THRESH_IFU",
|
||||
"BriefDescription": "Local Memory above threshold for IFU speculation control",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40056",
|
||||
"EventName": "PM_MEM_LOC_THRESH_LSU_HIGH",
|
||||
"BriefDescription": "Local memory above threshold for LSU medium",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c05e",
|
||||
"EventName": "PM_MEM_LOC_THRESH_LSU_MED",
|
||||
"BriefDescription": "Local memory above theshold for data prefetch",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c058",
|
||||
"EventName": "PM_MEM_PREF",
|
||||
"BriefDescription": "Memory prefetch for this lpar. Includes L4",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10056",
|
||||
"EventName": "PM_MEM_READ",
|
||||
"BriefDescription": "Reads from Memory from this lpar (includes data/inst/xlate/l1prefetch/inst prefetch). Includes L4",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c05e",
|
||||
"EventName": "PM_MEM_RWITM",
|
||||
"BriefDescription": "Memory rwitm for this lpar",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3006e",
|
||||
"EventName": "PM_NEST_REF_CLK",
|
||||
"BriefDescription": "Multiply by 4 to obtain the number of PB cycles",
|
||||
"PublicDescription": "Nest reference clocks"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10054",
|
||||
"EventName": "PM_PUMP_CPRED",
|
||||
"BriefDescription": "Pump prediction correct. Counts across all types of pumps for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Pump prediction correct. Counts across all types of pumpsfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40052",
|
||||
"EventName": "PM_PUMP_MPRED",
|
||||
"BriefDescription": "Pump misprediction. Counts across all types of pumps for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Pump Mis prediction Counts across all types of pumpsfor all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30050",
|
||||
"EventName": "PM_SYS_PUMP_CPRED",
|
||||
"BriefDescription": "Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Initial and Final Pump Scope and data sourced across this scope was system pump for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30052",
|
||||
"EventName": "PM_SYS_PUMP_MPRED",
|
||||
"BriefDescription": "Final Pump Scope (system) mispredicted. Either the original scope was too small (Chip/Group) or the original scope was System and it should have been smaller. Counts for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope(Chip/Group) OR Final Pump Scope(system) got data from source that was at smaller scope(Chip/group) Final pump was system pump and initial pump was chip or group or"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40050",
|
||||
"EventName": "PM_SYS_PUMP_MPRED_RTY",
|
||||
"BriefDescription": "Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)",
|
||||
"PublicDescription": "Final Pump Scope(system) to get data sourced, ended up larger than Initial Pump Scope (Chip or Group) for all data types excluding data prefetch (demand load,inst prefetch,inst fetch,xlate)"
|
||||
},
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,350 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x100f2",
|
||||
"EventName": "PM_1PLUS_PPC_CMPL",
|
||||
"BriefDescription": "1 or more ppc insts finished",
|
||||
"PublicDescription": "1 or more ppc insts finished (completed)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x400f2",
|
||||
"EventName": "PM_1PLUS_PPC_DISP",
|
||||
"BriefDescription": "Cycles at least one Instr Dispatched",
|
||||
"PublicDescription": "Cycles at least one Instr Dispatched. Could be a group with only microcode. Issue HW016521"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x100fa",
|
||||
"EventName": "PM_ANY_THRD_RUN_CYC",
|
||||
"BriefDescription": "One of threads in run_cycles",
|
||||
"PublicDescription": "Any thread in run_cycles (was one thread in run_cycles)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4000a",
|
||||
"EventName": "PM_CMPLU_STALL",
|
||||
"BriefDescription": "Completion stall",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d018",
|
||||
"EventName": "PM_CMPLU_STALL_BRU",
|
||||
"BriefDescription": "Completion stall due to a Branch Unit",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c012",
|
||||
"EventName": "PM_CMPLU_STALL_DCACHE_MISS",
|
||||
"BriefDescription": "Completion stall by Dcache miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c018",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_L21_L31",
|
||||
"BriefDescription": "Completion stall by Dcache miss which resolved on chip ( excluding local L2/L3)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c016",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_L2L3",
|
||||
"BriefDescription": "Completion stall by Dcache miss which resolved in L2/L3",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c016",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_L2L3_CONFLICT",
|
||||
"BriefDescription": "Completion stall due to cache miss that resolves in the L2 or L3 with a conflict",
|
||||
"PublicDescription": "Completion stall due to cache miss resolving in core's L2/L3 with a conflict"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c01a",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_L3MISS",
|
||||
"BriefDescription": "Completion stall due to cache miss resolving missed the L3",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c018",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_LMEM",
|
||||
"BriefDescription": "Completion stall due to cache miss that resolves in local memory",
|
||||
"PublicDescription": "Completion stall due to cache miss resolving in core's Local Memory"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c01c",
|
||||
"EventName": "PM_CMPLU_STALL_DMISS_REMOTE",
|
||||
"BriefDescription": "Completion stall by Dcache miss which resolved from remote chip (cache or memory)",
|
||||
"PublicDescription": "Completion stall by Dcache miss which resolved on chip ( excluding local L2/L3)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c012",
|
||||
"EventName": "PM_CMPLU_STALL_ERAT_MISS",
|
||||
"BriefDescription": "Completion stall due to LSU reject ERAT miss",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d016",
|
||||
"EventName": "PM_CMPLU_STALL_FXLONG",
|
||||
"BriefDescription": "Completion stall due to a long latency fixed point instruction",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2d016",
|
||||
"EventName": "PM_CMPLU_STALL_FXU",
|
||||
"BriefDescription": "Completion stall due to FXU",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30036",
|
||||
"EventName": "PM_CMPLU_STALL_HWSYNC",
|
||||
"BriefDescription": "completion stall due to hwsync",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4d014",
|
||||
"EventName": "PM_CMPLU_STALL_LOAD_FINISH",
|
||||
"BriefDescription": "Completion stall due to a Load finish",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c010",
|
||||
"EventName": "PM_CMPLU_STALL_LSU",
|
||||
"BriefDescription": "Completion stall by LSU instruction",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10036",
|
||||
"EventName": "PM_CMPLU_STALL_LWSYNC",
|
||||
"BriefDescription": "completion stall due to isync/lwsync",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30006",
|
||||
"EventName": "PM_CMPLU_STALL_OTHER_CMPL",
|
||||
"BriefDescription": "Instructions core completed while this tread was stalled",
|
||||
"PublicDescription": "Instructions core completed while this thread was stalled"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c01c",
|
||||
"EventName": "PM_CMPLU_STALL_ST_FWD",
|
||||
"BriefDescription": "Completion stall due to store forward",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1001c",
|
||||
"EventName": "PM_CMPLU_STALL_THRD",
|
||||
"BriefDescription": "Completion Stalled due to thread conflict. Group ready to complete but it was another thread's turn",
|
||||
"PublicDescription": "Completion stall due to thread conflict"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e",
|
||||
"EventName": "PM_CYC",
|
||||
"BriefDescription": "Cycles",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10006",
|
||||
"EventName": "PM_DISP_HELD",
|
||||
"BriefDescription": "Dispatch Held",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4003c",
|
||||
"EventName": "PM_DISP_HELD_SYNC_HOLD",
|
||||
"BriefDescription": "Dispatch held due to SYNC hold",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200f8",
|
||||
"EventName": "PM_EXT_INT",
|
||||
"BriefDescription": "external interrupt",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x400f8",
|
||||
"EventName": "PM_FLUSH",
|
||||
"BriefDescription": "Flush (any type)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30012",
|
||||
"EventName": "PM_FLUSH_COMPLETION",
|
||||
"BriefDescription": "Completion Flush",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3000c",
|
||||
"EventName": "PM_FREQ_DOWN",
|
||||
"BriefDescription": "Power Management: Below Threshold B",
|
||||
"PublicDescription": "Frequency is being slewed down due to Power Management"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4000c",
|
||||
"EventName": "PM_FREQ_UP",
|
||||
"BriefDescription": "Power Management: Above Threshold A",
|
||||
"PublicDescription": "Frequency is being slewed up due to Power Management"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2000a",
|
||||
"EventName": "PM_HV_CYC",
|
||||
"BriefDescription": "Cycles in which msr_hv is high. Note that this event does not take msr_pr into consideration",
|
||||
"PublicDescription": "cycles in hypervisor mode"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3405e",
|
||||
"EventName": "PM_IFETCH_THROTTLE",
|
||||
"BriefDescription": "Cycles in which Instruction fetch throttle was active",
|
||||
"PublicDescription": "Cycles instruction fecth was throttled in IFU"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10014",
|
||||
"EventName": "PM_IOPS_CMPL",
|
||||
"BriefDescription": "Internal Operations completed",
|
||||
"PublicDescription": "IOPS Completed"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c058",
|
||||
"EventName": "PM_LARX_FIN",
|
||||
"BriefDescription": "Larx finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1002e",
|
||||
"EventName": "PM_LD_CMPL",
|
||||
"BriefDescription": "count of Loads completed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10062",
|
||||
"EventName": "PM_LD_L3MISS_PEND_CYC",
|
||||
"BriefDescription": "Cycles L3 miss was pending for this thread",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30066",
|
||||
"EventName": "PM_LSU_FIN",
|
||||
"BriefDescription": "LSU Finished an instruction (up to 2 per cycle)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2003e",
|
||||
"EventName": "PM_LSU_LMQ_SRQ_EMPTY_CYC",
|
||||
"BriefDescription": "LSU empty (lmq and srq empty)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e05c",
|
||||
"EventName": "PM_LSU_REJECT_ERAT_MISS",
|
||||
"BriefDescription": "LSU Reject due to ERAT (up to 4 per cycles)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e05c",
|
||||
"EventName": "PM_LSU_REJECT_LHS",
|
||||
"BriefDescription": "LSU Reject due to LHS (up to 4 per cycle)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e05c",
|
||||
"EventName": "PM_LSU_REJECT_LMQ_FULL",
|
||||
"BriefDescription": "LSU reject due to LMQ full ( 4 per cycle)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1001a",
|
||||
"EventName": "PM_LSU_SRQ_FULL_CYC",
|
||||
"BriefDescription": "Storage Queue is full and is blocking dispatch",
|
||||
"PublicDescription": "SRQ is Full"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40014",
|
||||
"EventName": "PM_PROBE_NOP_DISP",
|
||||
"BriefDescription": "ProbeNops dispatched",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x600f4",
|
||||
"EventName": "PM_RUN_CYC",
|
||||
"BriefDescription": "Run_cycles",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3006c",
|
||||
"EventName": "PM_RUN_CYC_SMT2_MODE",
|
||||
"BriefDescription": "Cycles run latch is set and core is in SMT2 mode",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2006c",
|
||||
"EventName": "PM_RUN_CYC_SMT4_MODE",
|
||||
"BriefDescription": "cycles this threads run latch is set and the core is in SMT4 mode",
|
||||
"PublicDescription": "Cycles run latch is set and core is in SMT4 mode"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1006c",
|
||||
"EventName": "PM_RUN_CYC_ST_MODE",
|
||||
"BriefDescription": "Cycles run latch is set and core is in ST mode",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x500fa",
|
||||
"EventName": "PM_RUN_INST_CMPL",
|
||||
"BriefDescription": "Run_Instructions",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e058",
|
||||
"EventName": "PM_STCX_FAIL",
|
||||
"BriefDescription": "stcx failed",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20016",
|
||||
"EventName": "PM_ST_CMPL",
|
||||
"BriefDescription": "Store completion count",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200f0",
|
||||
"EventName": "PM_ST_FIN",
|
||||
"BriefDescription": "Store Instructions Finished",
|
||||
"PublicDescription": "Store Instructions Finished (store sent to nest)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20018",
|
||||
"EventName": "PM_ST_FWD",
|
||||
"BriefDescription": "Store forwards that finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10026",
|
||||
"EventName": "PM_TABLEWALK_CYC",
|
||||
"BriefDescription": "Cycles when a tablewalk (I or D) is active",
|
||||
"PublicDescription": "Tablewalk Active"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300f8",
|
||||
"EventName": "PM_TB_BIT_TRANS",
|
||||
"BriefDescription": "timebase event",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2000c",
|
||||
"EventName": "PM_THRD_ALL_RUN_CYC",
|
||||
"BriefDescription": "All Threads in Run_cycles (was both threads in run_cycles)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30058",
|
||||
"EventName": "PM_TLBIE_FIN",
|
||||
"BriefDescription": "tlbie finished",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10060",
|
||||
"EventName": "PM_TM_TRANS_RUN_CYC",
|
||||
"BriefDescription": "run cycles in transactional state",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e012",
|
||||
"EventName": "PM_TM_TX_PASS_RUN_CYC",
|
||||
"BriefDescription": "cycles spent in successful transactions",
|
||||
"PublicDescription": "run cycles spent in successful transactions"
|
||||
},
|
||||
]
|
|
@ -0,0 +1,140 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x20010",
|
||||
"EventName": "PM_PMC1_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 1",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30010",
|
||||
"EventName": "PM_PMC2_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 2",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30020",
|
||||
"EventName": "PM_PMC2_REWIND",
|
||||
"BriefDescription": "PMC2 Rewind Event (did not match condition)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10022",
|
||||
"EventName": "PM_PMC2_SAVED",
|
||||
"BriefDescription": "PMC2 Rewind Value saved",
|
||||
"PublicDescription": "PMC2 Rewind Value saved (matched condition)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x40010",
|
||||
"EventName": "PM_PMC3_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 3",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10010",
|
||||
"EventName": "PM_PMC4_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 4",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10020",
|
||||
"EventName": "PM_PMC4_REWIND",
|
||||
"BriefDescription": "PMC4 Rewind Event",
|
||||
"PublicDescription": "PMC4 Rewind Event (did not match condition)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30022",
|
||||
"EventName": "PM_PMC4_SAVED",
|
||||
"BriefDescription": "PMC4 Rewind Value saved (matched condition)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10024",
|
||||
"EventName": "PM_PMC5_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 5",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x30024",
|
||||
"EventName": "PM_PMC6_OVERFLOW",
|
||||
"BriefDescription": "Overflow from counter 6",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x400f4",
|
||||
"EventName": "PM_RUN_PURR",
|
||||
"BriefDescription": "Run_PURR",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x10008",
|
||||
"EventName": "PM_RUN_SPURR",
|
||||
"BriefDescription": "Run SPURR",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x0",
|
||||
"EventName": "PM_SUSPENDED",
|
||||
"BriefDescription": "Counter OFF",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x301ea",
|
||||
"EventName": "PM_THRESH_EXC_1024",
|
||||
"BriefDescription": "Threshold counter exceeded a value of 1024",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x401ea",
|
||||
"EventName": "PM_THRESH_EXC_128",
|
||||
"BriefDescription": "Threshold counter exceeded a value of 128",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x401ec",
|
||||
"EventName": "PM_THRESH_EXC_2048",
|
||||
"BriefDescription": "Threshold counter exceeded a value of 2048",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101e8",
|
||||
"EventName": "PM_THRESH_EXC_256",
|
||||
"BriefDescription": "Threshold counter exceed a count of 256",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x201e6",
|
||||
"EventName": "PM_THRESH_EXC_32",
|
||||
"BriefDescription": "Threshold counter exceeded a value of 32",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101e6",
|
||||
"EventName": "PM_THRESH_EXC_4096",
|
||||
"BriefDescription": "Threshold counter exceed a count of 4096",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x201e8",
|
||||
"EventName": "PM_THRESH_EXC_512",
|
||||
"BriefDescription": "Threshold counter exceeded a value of 512",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x301e8",
|
||||
"EventName": "PM_THRESH_EXC_64",
|
||||
"BriefDescription": "IFU non-branch finished",
|
||||
"PublicDescription": "Threshold counter exceeded a value of 64"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x101ec",
|
||||
"EventName": "PM_THRESH_MET",
|
||||
"BriefDescription": "threshold exceeded",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4016e",
|
||||
"EventName": "PM_THRESH_NOT_MET",
|
||||
"BriefDescription": "Threshold counter did not meet threshold",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,176 @@
|
|||
[
|
||||
{,
|
||||
"EventCode": "0x4c054",
|
||||
"EventName": "PM_DERAT_MISS_16G",
|
||||
"BriefDescription": "Data ERAT Miss (Data TLB Access) page size 16G",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c054",
|
||||
"EventName": "PM_DERAT_MISS_16M",
|
||||
"BriefDescription": "Data ERAT Miss (Data TLB Access) page size 16M",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c056",
|
||||
"EventName": "PM_DERAT_MISS_4K",
|
||||
"BriefDescription": "Data ERAT Miss (Data TLB Access) page size 4K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c054",
|
||||
"EventName": "PM_DERAT_MISS_64K",
|
||||
"BriefDescription": "Data ERAT Miss (Data TLB Access) page size 64K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e048",
|
||||
"EventName": "PM_DPTEG_FROM_DL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e048",
|
||||
"EventName": "PM_DPTEG_FROM_DL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant), as this chip due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e042",
|
||||
"EventName": "PM_DPTEG_FROM_L2",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e04e",
|
||||
"EventName": "PM_DPTEG_FROM_L2MISS",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a localtion other than the local core's L2 due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e040",
|
||||
"EventName": "PM_DPTEG_FROM_L2_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state. due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e040",
|
||||
"EventName": "PM_DPTEG_FROM_L2_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e042",
|
||||
"EventName": "PM_DPTEG_FROM_L3",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3e042",
|
||||
"EventName": "PM_DPTEG_FROM_L3_DISP_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e042",
|
||||
"EventName": "PM_DPTEG_FROM_L3_MEPF",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state. due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e044",
|
||||
"EventName": "PM_DPTEG_FROM_L3_NO_CONFLICT",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e04c",
|
||||
"EventName": "PM_DPTEG_FROM_LL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e048",
|
||||
"EventName": "PM_DPTEG_FROM_LMEM",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e04c",
|
||||
"EventName": "PM_DPTEG_FROM_MEMORY",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4e04a",
|
||||
"EventName": "PM_DPTEG_FROM_OFF_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e048",
|
||||
"EventName": "PM_DPTEG_FROM_ON_CHIP_CACHE",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e046",
|
||||
"EventName": "PM_DPTEG_FROM_RL2L3_MOD",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1e04a",
|
||||
"EventName": "PM_DPTEG_FROM_RL2L3_SHR",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote), as this chip due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2e04a",
|
||||
"EventName": "PM_DPTEG_FROM_RL4",
|
||||
"BriefDescription": "A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group ( Remote) due to a data side request",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x300fc",
|
||||
"EventName": "PM_DTLB_MISS",
|
||||
"BriefDescription": "Data PTEG reload",
|
||||
"PublicDescription": "Data PTEG Reloaded (DTLB Miss)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x1c058",
|
||||
"EventName": "PM_DTLB_MISS_16G",
|
||||
"BriefDescription": "Data TLB Miss page size 16G",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x4c056",
|
||||
"EventName": "PM_DTLB_MISS_16M",
|
||||
"BriefDescription": "Data TLB Miss page size 16M",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x2c056",
|
||||
"EventName": "PM_DTLB_MISS_4K",
|
||||
"BriefDescription": "Data TLB Miss page size 4k",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x3c056",
|
||||
"EventName": "PM_DTLB_MISS_64K",
|
||||
"BriefDescription": "Data TLB Miss page size 64K",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x200f6",
|
||||
"EventName": "PM_LSU_DERAT_MISS",
|
||||
"BriefDescription": "DERAT Reloaded due to a DERAT miss",
|
||||
"PublicDescription": "DERAT Reloaded (Miss)"
|
||||
},
|
||||
{,
|
||||
"EventCode": "0x20066",
|
||||
"EventName": "PM_TLB_MISS",
|
||||
"BriefDescription": "TLB Miss (I + D)",
|
||||
"PublicDescription": ""
|
||||
},
|
||||
]
|
|
@ -0,0 +1,746 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x21",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_ADS.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Cycles L2 address bus is in use."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x22",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_DBUS_BUSY.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Cycles the L2 cache data bus is busy."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x23",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_DBUS_BUSY_RD.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Cycles the L2 transfers data to the core."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x70",
|
||||
"EventName": "L2_LINES_IN.SELF.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache misses."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_LINES_IN.SELF.DEMAND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache misses."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x50",
|
||||
"EventName": "L2_LINES_IN.SELF.PREFETCH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache misses."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x25",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_M_LINES_IN.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache line modifications."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x26",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x70",
|
||||
"EventName": "L2_LINES_OUT.SELF.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache lines evicted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x26",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_LINES_OUT.SELF.DEMAND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache lines evicted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x26",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x50",
|
||||
"EventName": "L2_LINES_OUT.SELF.PREFETCH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache lines evicted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x27",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x70",
|
||||
"EventName": "L2_M_LINES_OUT.SELF.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Modified lines evicted from the L2 cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x27",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_M_LINES_OUT.SELF.DEMAND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Modified lines evicted from the L2 cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x27",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x50",
|
||||
"EventName": "L2_M_LINES_OUT.SELF.PREFETCH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Modified lines evicted from the L2 cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x28",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_IFETCH.SELF.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cacheable instruction fetch requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x28",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_IFETCH.SELF.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cacheable instruction fetch requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x28",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_IFETCH.SELF.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cacheable instruction fetch requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x28",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_IFETCH.SELF.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cacheable instruction fetch requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x28",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_IFETCH.SELF.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cacheable instruction fetch requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x74",
|
||||
"EventName": "L2_LD.SELF.ANY.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x71",
|
||||
"EventName": "L2_LD.SELF.ANY.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x78",
|
||||
"EventName": "L2_LD.SELF.ANY.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x72",
|
||||
"EventName": "L2_LD.SELF.ANY.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "L2_LD.SELF.ANY.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_LD.SELF.DEMAND.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_LD.SELF.DEMAND.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_LD.SELF.DEMAND.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_LD.SELF.DEMAND.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_LD.SELF.DEMAND.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x54",
|
||||
"EventName": "L2_LD.SELF.PREFETCH.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x51",
|
||||
"EventName": "L2_LD.SELF.PREFETCH.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x58",
|
||||
"EventName": "L2_LD.SELF.PREFETCH.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x52",
|
||||
"EventName": "L2_LD.SELF.PREFETCH.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x29",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x5f",
|
||||
"EventName": "L2_LD.SELF.PREFETCH.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_ST.SELF.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 store requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_ST.SELF.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 store requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_ST.SELF.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 store requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_ST.SELF.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 store requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_ST.SELF.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 store requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_LOCK.SELF.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 locked accesses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_LOCK.SELF.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 locked accesses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_LOCK.SELF.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 locked accesses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_LOCK.SELF.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 locked accesses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_LOCK.SELF.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 locked accesses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_DATA_RQSTS.SELF.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All data requests from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_DATA_RQSTS.SELF.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All data requests from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_DATA_RQSTS.SELF.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All data requests from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_DATA_RQSTS.SELF.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All data requests from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_DATA_RQSTS.SELF.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All data requests from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_LD_IFETCH.SELF.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All read requests from L1 instruction and data caches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_LD_IFETCH.SELF.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All read requests from L1 instruction and data caches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_LD_IFETCH.SELF.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All read requests from L1 instruction and data caches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_LD_IFETCH.SELF.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All read requests from L1 instruction and data caches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_LD_IFETCH.SELF.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All read requests from L1 instruction and data caches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x74",
|
||||
"EventName": "L2_RQSTS.SELF.ANY.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x71",
|
||||
"EventName": "L2_RQSTS.SELF.ANY.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x78",
|
||||
"EventName": "L2_RQSTS.SELF.ANY.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x72",
|
||||
"EventName": "L2_RQSTS.SELF.ANY.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "L2_RQSTS.SELF.ANY.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_RQSTS.SELF.DEMAND.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_RQSTS.SELF.DEMAND.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_RQSTS.SELF.DEMAND.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x54",
|
||||
"EventName": "L2_RQSTS.SELF.PREFETCH.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x51",
|
||||
"EventName": "L2_RQSTS.SELF.PREFETCH.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x58",
|
||||
"EventName": "L2_RQSTS.SELF.PREFETCH.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x52",
|
||||
"EventName": "L2_RQSTS.SELF.PREFETCH.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x5f",
|
||||
"EventName": "L2_RQSTS.SELF.PREFETCH.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_RQSTS.SELF.DEMAND.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache demand requests from this core that missed the L2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_RQSTS.SELF.DEMAND.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L2 cache demand requests from this core"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x74",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.ANY.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x71",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.ANY.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x78",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.ANY.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x72",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.ANY.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.ANY.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x44",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.DEMAND.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.DEMAND.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.DEMAND.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x42",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.DEMAND.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4f",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.DEMAND.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x54",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.PREFETCH.E_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x51",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.PREFETCH.I_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x58",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.PREFETCH.M_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x52",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.PREFETCH.S_STATE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x30",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x5f",
|
||||
"EventName": "L2_REJECT_BUSQ.SELF.PREFETCH.MESI",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Rejected L2 cache requests"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x32",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "L2_NO_REQ.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Cycles no L2 cache requests are pending"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa1",
|
||||
"EventName": "L1D_CACHE.LD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1 Cacheable Data Reads"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa2",
|
||||
"EventName": "L1D_CACHE.ST",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1 Cacheable Data Writes"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x83",
|
||||
"EventName": "L1D_CACHE.ALL_REF",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1 Data reads and writes"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa3",
|
||||
"EventName": "L1D_CACHE.ALL_CACHE_REF",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1 Data Cacheable reads and writes"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "L1D_CACHE.REPL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L1 Data line replacements"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x48",
|
||||
"EventName": "L1D_CACHE.REPLM",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Modified cache lines allocated in the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x40",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "L1D_CACHE.EVICT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Modified cache lines evicted from the L1 data cache"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_LOAD_RETIRED.L2_HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired loads that hit the L2 cache (precise event)."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MEM_LOAD_RETIRED.L2_MISS",
|
||||
"SampleAfterValue": "10000",
|
||||
"BriefDescription": "Retired loads that miss the L2 cache"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,261 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "X87_COMP_OPS_EXE.ANY.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Floating point computational micro-ops executed."
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "X87_COMP_OPS_EXE.ANY.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Floating point computational micro-ops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "X87_COMP_OPS_EXE.FXCH.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "FXCH uops executed."
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x82",
|
||||
"EventName": "X87_COMP_OPS_EXE.FXCH.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "FXCH uops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_ASSIST.S",
|
||||
"SampleAfterValue": "10000",
|
||||
"BriefDescription": "Floating point assists."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "FP_ASSIST.AR",
|
||||
"SampleAfterValue": "10000",
|
||||
"BriefDescription": "Floating point assists for retired operations."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "SIMD_UOPS_EXEC.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD micro-ops executed (excluding stores)."
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xB0",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x80",
|
||||
"EventName": "SIMD_UOPS_EXEC.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD micro-ops retired (excluding stores)."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "SIMD_SAT_UOP_EXEC.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD saturated arithmetic micro-ops executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x80",
|
||||
"EventName": "SIMD_SAT_UOP_EXEC.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD saturated arithmetic micro-ops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.MUL.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed multiply micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.MUL.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed multiply micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.SHIFT.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed shift micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x82",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.SHIFT.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed shift micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.PACK.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x84",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.PACK.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.UNPACK.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD unpacked micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x88",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.UNPACK.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD unpacked micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.LOGICAL.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed logical micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x90",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.LOGICAL.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed logical micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.ARITHMETIC.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed arithmetic micro-ops executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa0",
|
||||
"EventName": "SIMD_UOP_TYPE_EXEC.ARITHMETIC.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD packed arithmetic micro-ops retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_INST_RETIRED.PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired Streaming SIMD Extensions (SSE) packed-single instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_INST_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired Streaming SIMD Extensions (SSE) scalar-single instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired Streaming SIMD Extensions 2 (SSE2) scalar-double instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_INST_RETIRED.VECTOR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired Streaming SIMD Extensions 2 (SSE2) vector instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_COMP_INST_RETIRED.PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired computational Streaming SIMD Extensions (SSE) packed-single instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_COMP_INST_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired computational Streaming SIMD Extensions (SSE) scalar-single instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_COMP_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired computational Streaming SIMD Extensions 2 (SSE2) scalar-double instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "SIMD_ASSIST",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "SIMD assists invoked."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCE",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "SIMD_INSTR_RETIRED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SIMD Instructions retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCF",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "SIMD_SAT_INSTR_RETIRED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Saturated arithmetic instructions retired."
|
||||
}
|
||||
]
|
|
@ -0,0 +1,83 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "ICACHE.ACCESSES",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Instruction fetches."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Icache hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Icache miss"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x86",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CYCLES_ICACHE_MEM_STALLED.ICACHE_MEM_STALLED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles during which instruction fetches are stalled."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DECODE_STALL.PFB_EMPTY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Decode stall due to PFB empty"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DECODE_STALL.IQ_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Decode stall due to IQ full"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACRO_INSTS.NON_CISC_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Non-CISC nacro instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACRO_INSTS.CISC_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "CISC macro instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "MACRO_INSTS.ALL_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All Instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA9",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS.MS_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "This event counts the cycles where 1 or more uops are issued by the micro-sequencer (MS), including microcode assists and inserted flows, and written to the IQ. ",
|
||||
"CounterMask": "1"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,154 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf",
|
||||
"EventName": "MISALIGN_MEM_REF.SPLIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory references that cross an 8-byte boundary."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x9",
|
||||
"EventName": "MISALIGN_MEM_REF.LD_SPLIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Load splits"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa",
|
||||
"EventName": "MISALIGN_MEM_REF.ST_SPLIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Store splits"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8f",
|
||||
"EventName": "MISALIGN_MEM_REF.SPLIT.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory references that cross an 8-byte boundary (At Retirement)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x89",
|
||||
"EventName": "MISALIGN_MEM_REF.LD_SPLIT.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Load splits (At Retirement)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8a",
|
||||
"EventName": "MISALIGN_MEM_REF.ST_SPLIT.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Store splits (Ar Retirement)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8c",
|
||||
"EventName": "MISALIGN_MEM_REF.RMW_SPLIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ld-op-st splits"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x97",
|
||||
"EventName": "MISALIGN_MEM_REF.BUBBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Nonzero segbase 1 bubble"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x91",
|
||||
"EventName": "MISALIGN_MEM_REF.LD_BUBBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Nonzero segbase load 1 bubble"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x92",
|
||||
"EventName": "MISALIGN_MEM_REF.ST_BUBBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Nonzero segbase store 1 bubble"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x94",
|
||||
"EventName": "MISALIGN_MEM_REF.RMW_BUBBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Nonzero segbase ld-op-st 1 bubble"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "PREFETCH.PREFETCHT0",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT0 instructions executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x82",
|
||||
"EventName": "PREFETCH.PREFETCHT1",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 instructions executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x84",
|
||||
"EventName": "PREFETCH.PREFETCHT2",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT2 instructions executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x86",
|
||||
"EventName": "PREFETCH.SW_L2",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Streaming SIMD Extensions (SSE) PrefetchT1 and PrefetchT2 instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x88",
|
||||
"EventName": "PREFETCH.PREFETCHNTA",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Streaming SIMD Extensions (SSE) Prefetch NTA instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "PREFETCH.HW_PREFETCH",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1 hardware prefetch request"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf",
|
||||
"EventName": "PREFETCH.SOFTWARE_PREFETCH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Any Software prefetch"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8f",
|
||||
"EventName": "PREFETCH.SOFTWARE_PREFETCH.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Any Software prefetch"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,450 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x80",
|
||||
"EventName": "SEGMENT_REG_LOADS.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of segment register loads."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DISPATCH_BLOCKED.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory cluster signals to block micro-op dispatch for any reason"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "EIST_TRANS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of Enhanced Intel SpeedStep(R) Technology (EIST) transitions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xc0",
|
||||
"EventName": "THERMAL_TRIP",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of thermal trips"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_REQUEST_OUTSTANDING.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Outstanding cacheable data read bus requests duration."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_REQUEST_OUTSTANDING.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Outstanding cacheable data read bus requests duration."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x61",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BUS_BNR_DRV.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of Bus Not Ready signals asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x61",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BUS_BNR_DRV.THIS_AGENT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of Bus Not Ready signals asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x62",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BUS_DRDY_CLOCKS.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles when data is sent on the bus."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x62",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BUS_DRDY_CLOCKS.THIS_AGENT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles when data is sent on the bus."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_LOCK_CLOCKS.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles when a LOCK signal is asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_LOCK_CLOCKS.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles when a LOCK signal is asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x64",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_DATA_RCV.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles while processor receives data."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x65",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_BRD.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Burst read bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x65",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_BRD.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Burst read bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x66",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_RFO.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "RFO bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x66",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_RFO.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "RFO bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x67",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_WB.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Explicit writeback bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x67",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_WB.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Explicit writeback bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x68",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_IFETCH.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Instruction-fetch bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x68",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_IFETCH.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Instruction-fetch bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x69",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_INVAL.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Invalidate bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x69",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_INVAL.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Invalidate bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_PWR.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Partial write bus transaction."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_PWR.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Partial write bus transaction."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_P.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Partial bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_P.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Partial bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_IO.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "IO bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_IO.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "IO bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_DEF.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Deferred bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_DEF.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Deferred bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_BURST.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Burst (full cache-line) bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_BURST.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Burst (full cache-line) bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6F",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_MEM.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6F",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_MEM.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x70",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "BUS_TRANS_ANY.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x70",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_TRANS_ANY.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All bus transactions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xb",
|
||||
"EventName": "EXT_SNOOP.THIS_AGENT.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "EXT_SNOOP.THIS_AGENT.CLEAN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "EXT_SNOOP.THIS_AGENT.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "EXT_SNOOP.THIS_AGENT.HITM",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2b",
|
||||
"EventName": "EXT_SNOOP.ALL_AGENTS.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x21",
|
||||
"EventName": "EXT_SNOOP.ALL_AGENTS.CLEAN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x22",
|
||||
"EventName": "EXT_SNOOP.ALL_AGENTS.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x77",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x28",
|
||||
"EventName": "EXT_SNOOP.ALL_AGENTS.HITM",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "External snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BUS_HIT_DRV.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "HIT signal asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7A",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BUS_HIT_DRV.THIS_AGENT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "HIT signal asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BUS_HITM_DRV.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "HITM signal asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7B",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BUS_HITM_DRV.THIS_AGENT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "HITM signal asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7D",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUSQ_EMPTY.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus queue is empty."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xe0",
|
||||
"EventName": "SNOOP_STALL_DRV.ALL_AGENTS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus stalled for snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7E",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "SNOOP_STALL_DRV.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus stalled for snoops."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7F",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BUS_IO_WAIT.SELF",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "IO requests waiting in the bus queue."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CYCLES_INT_MASKED.CYCLES_INT_MASKED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles during which interrupts are disabled."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CYCLES_INT_MASKED.CYCLES_INT_PENDING_AND_MASKED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles during which interrupts are pending and disabled."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "HW_INT_RCV",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Hardware interrupts received."
|
||||
}
|
||||
]
|
|
@ -0,0 +1,364 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x83",
|
||||
"EventName": "STORE_FORWARDS.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All store forwards"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "STORE_FORWARDS.GOOD",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Good store forwards"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "REISSUE.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Micro-op reissues for any cause"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xff",
|
||||
"EventName": "REISSUE.ANY.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Micro-op reissues for any cause (At Retirement)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MUL.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Multiply operations executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "MUL.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Multiply operations retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DIV.S",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Divide operations executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "DIV.AR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Divide operations retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CYCLES_DIV_BUSY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles the divider is busy."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.CORE_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Core cycles when core is not halted"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPU_CLK_UNHALTED.BUS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Bus cycles when core is not halted"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA",
|
||||
"Counter": "Fixed counter 2",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Core cycles when core is not halted"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA",
|
||||
"Counter": "Fixed counter 3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Reference cycles when core is not halted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.COND",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All macro conditional branch instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.UNCOND",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All macro unconditional branch instructions, excluding calls and indirects"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.IND",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All indirect branches that are not calls."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.RET",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All indirect branches that have a return mnemonic"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.DIR_CALL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All non-indirect calls"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All indirect calls, including both register and memory indirect."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x41",
|
||||
"EventName": "BR_INST_TYPE_RETIRED.COND_TAKEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Only taken macro conditional branch instructions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_MISSP_TYPE_RETIRED.COND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Mispredicted cond branch instructions retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_MISSP_TYPE_RETIRED.IND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Mispredicted ind branches that are not calls"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_MISSP_TYPE_RETIRED.RETURN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Mispredicted return branches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_MISSP_TYPE_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Mispredicted indirect calls, including both register and memory indirect. "
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x11",
|
||||
"EventName": "BR_MISSP_TYPE_RETIRED.COND_TAKEN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Mispredicted and taken cond branch instructions retired"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired (precise event)."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA",
|
||||
"Counter": "Fixed counter 1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "UOPS_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Micro-ops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "UOPS_RETIRED.STALLED_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no micro-ops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "UOPS_RETIRED.STALLS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Periods no micro-ops retired."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Self-Modifying Code detected."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired branch instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_RETIRED.PRED_NOT_TAKEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired branch instructions that were predicted not-taken."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_RETIRED.MISPRED_NOT_TAKEN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired branch instructions that were mispredicted not-taken."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_RETIRED.PRED_TAKEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired branch instructions that were predicted taken."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_INST_RETIRED.MISPRED_TAKEN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired branch instructions that were mispredicted taken."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xc",
|
||||
"EventName": "BR_INST_RETIRED.TAKEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired taken branch instructions."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf",
|
||||
"EventName": "BR_INST_RETIRED.ANY1",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired branch instructions."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_INST_RETIRED.MISPRED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired mispredicted branch instructions (precise event)."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xDC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RESOURCE_STALLS.DIV_BUSY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles issue is stalled due to div busy."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE0",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Branch instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BOGUS_BR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Bogus branches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEARS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "BACLEARS asserted."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "REISSUE.OVERLAP_STORE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Micro-op reissues on a store-load collision"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x81",
|
||||
"EventName": "REISSUE.OVERLAP_STORE.AR",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Micro-op reissues on a store-load collision (At Retirement)"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,124 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7",
|
||||
"EventName": "DATA_TLB_MISSES.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Memory accesses that missed the DTLB."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x5",
|
||||
"EventName": "DATA_TLB_MISSES.DTLB_MISS_LD",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB misses due to load operations."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x9",
|
||||
"EventName": "DATA_TLB_MISSES.L0_DTLB_MISS_LD",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L0 DTLB misses due to load operations."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x6",
|
||||
"EventName": "DATA_TLB_MISSES.DTLB_MISS_ST",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB misses due to store operations."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xa",
|
||||
"EventName": "DATA_TLB_MISSES.L0_DTLB_MISS_ST",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "L0 DTLB misses due to store operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "PAGE_WALKS.WALKS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of page-walks executed."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "PAGE_WALKS.CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Duration of page-walks in core cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.D_SIDE_WALKS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of D-side only page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.D_SIDE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Duration of D-side only page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "PAGE_WALKS.I_SIDE_WALKS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Number of I-Side page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "PAGE_WALKS.I_SIDE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Duration of I-Side page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x82",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB hits."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x82",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB.FLUSH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB flushes."
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0x82",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB.MISSES",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB misses."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired loads that miss the DTLB (precise event)."
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,171 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"Errata": "BDM30",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"Errata": "BDM30",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1e",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xc7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.PACKED",
|
||||
"SampleAfterValue": "2000004",
|
||||
"BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2a",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SINGLE",
|
||||
"SampleAfterValue": "2000005",
|
||||
"BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x15",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.DOUBLE",
|
||||
"SampleAfterValue": "2000006",
|
||||
"BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,286 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "This counts the number of cycles that the instruction decoder queue is empty and can indicate that the application may be bound in the front end. It does not determine whether there are uops being delivered to the Alloc stage since uops can be delivered by bypass skipping the Instruction Decode Queue (IDQ) when it is empty.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of both cacheable and noncacheable Instruction Cache, Streaming Buffer and Victim Cache Reads including UC fetches.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes UC accesses.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which the demand fetch waits for data (wfdM104H) from L2 or iSB (opportunistic hit).",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding ?4 ? x? when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when less than 1 uop is delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"CounterMask": "3",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"CounterMask": "2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0?2 cycles.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,44 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts when there is a transition from ring 1,2 or 3 to ring0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.",
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,388 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles for an extended page table walk. The Extended Page directory cache differs from standard TLB caches by the operating system that use it. Virtual machine operating systems use the extended page directory cache, while guest operating systems use the standard TLB caches.",
|
||||
"EventCode": "0x4F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x11",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x21",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x12",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x22",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x14",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of DTLB flush attempts of the thread-specific entries.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, and so on).",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"Errata": "BDM69",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,774 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Demand Data Read miss L2, no rejects",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Demand Data Read requests that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "L2 prefetch requests that miss L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.L2_PF_MISS",
|
||||
"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that miss L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x50",
|
||||
"BriefDescription": "L2 prefetch requests that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.L2_PF_HIT",
|
||||
"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that hit L2 cache. L3 prefetch new types.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe1",
|
||||
"BriefDescription": "Demand Data Read requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe2",
|
||||
"BriefDescription": "RFO requests to L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_RFO",
|
||||
"PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe4",
|
||||
"BriefDescription": "L2 code requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_CODE_RD",
|
||||
"PublicDescription": "This event counts the total number of L2 code requests.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xf8",
|
||||
"BriefDescription": "Requests from L2 hardware prefetchers",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_PF",
|
||||
"PublicDescription": "This event counts the total number of requests from the L2 hardware prefetchers.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x27",
|
||||
"UMask": "0x50",
|
||||
"BriefDescription": "Not rejected writebacks that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_DEMAND_RQSTS.WB_HIT",
|
||||
"PublicDescription": "This event counts the number of WB requests that hit L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Core-originated cacheable demand requests missed L3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LONGEST_LAT_CACHE.MISS",
|
||||
"PublicDescription": "This event counts core-originated cacheable demand requests that miss the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"UMask": "0x4f",
|
||||
"BriefDescription": "Core-originated cacheable demand requests that refer to L3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LONGEST_LAT_CACHE.REFERENCE",
|
||||
"PublicDescription": "This event counts core-originated cacheable demand requests that refer to the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L1D miss oustandings duration in cycles",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING",
|
||||
"PublicDescription": "This event counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand; from the demand Hit FB, if it is allocated by hardware or software prefetch.\nNote: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with L1D load Misses outstanding.",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts duration of L1D miss outstanding in cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x51",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L1D data line replacements",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L1D.REPLACEMENT",
|
||||
"PublicDescription": "This event counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.\nNote: A prefetch promoted to Demand is counted from the promotion point.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The \"Offcore outstanding\" state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The \"Offcore outstanding\" state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cycles when L1D is locked",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
|
||||
"PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Demand Data Read requests sent to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cacheable and noncachaeble code read requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
|
||||
"PublicDescription": "This event counts both cacheable and noncachaeble code read requests.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
|
||||
"PublicDescription": "This event counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Demand and prefetch data reads",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
|
||||
"PublicDescription": "This event counts the demand and prefetch data reads. All Core Data Reads include cacheable \"Demands\" and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xb2",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL",
|
||||
"PublicDescription": "This event counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.\nNote: Writeback pending FIFO has six entries.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Retired load uops that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts load uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Retired store uops that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts store uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Retired load uops with locked access.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
|
||||
"Errata": "BDM35",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts load uops with locked access retired to the architected path.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Retired load uops that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "Retired store uops that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x81",
|
||||
"BriefDescription": "All retired load uops.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
|
||||
"PublicDescription": "This event counts load uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement. This event also counts SW prefetches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x82",
|
||||
"BriefDescription": "All retired store uops.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.ALL_STORES",
|
||||
"PublicDescription": "This event counts store uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Retired load uops with L1 cache hits as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the nearest-level (L1) cache.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load. This event also counts SW prefetches independent of the actual data source.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Retired load uops with L2 cache hits as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
|
||||
"Errata": "BDM35",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the mid-level (L2) cache.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Retired load uops which data sources were data hits in L3 without snoops required.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required.",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Retired load uops misses in L1 cache as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were misses in the nearest-level (L1) cache. Counting excludes unknown and UC data source.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Miss in mid-level (L2) cache. Excludes Unknown data-source.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were misses in the mid-level (L2) cache. Counting excludes unknown and UC data source.",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Miss in last-level (L3) cache. Excludes Unknown data-source.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_MISS",
|
||||
"Errata": "BDM100, BDE70",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.HIT_LFB",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were load uops missed L1 but hit a fill buffer due to a preceding miss to the same cache line with the data not ready.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Retired load uops which data sources were HitM responses from shared L3.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were HitM responses from a core on same socket (shared L3).",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Retired load uops which data sources were hits in L3 without snoops required.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD3",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Data from local DRAM either Snoop not needed or Snoop Miss (RspI)",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM",
|
||||
"Errata": "BDE70, BDM100",
|
||||
"PublicDescription": "Retired load uop whose Data Source was: local DRAM either Snoop not needed or Snoop Miss (RspI).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Demand Data Read requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts Demand Data Read requests that access L2 cache, including rejects.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "RFO requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.RFO",
|
||||
"PublicDescription": "This event counts Read for Ownership (RFO) requests that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "L2 cache accesses when fetching instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.CODE_RD",
|
||||
"PublicDescription": "This event counts the number of L2 cache accesses when fetching instructions.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "L2 or L3 HW prefetches that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.ALL_PF",
|
||||
"PublicDescription": "This event counts L2 or L3 HW prefetches that access L2 cache including rejects.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "L1D writebacks that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L1D_WB",
|
||||
"PublicDescription": "This event counts L1D writebacks that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "L2 fill requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L2_FILL",
|
||||
"PublicDescription": "This event counts L2 fill requests that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "L2 writebacks that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L2_WB",
|
||||
"PublicDescription": "This event counts L2 writebacks that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Transactions accessing L2 pipe",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.ALL_REQUESTS",
|
||||
"PublicDescription": "This event counts transactions that access the L2 pipe including snoops, pagewalks, and so on.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L2 cache lines in I state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.I",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Invalidate state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "L2 cache lines in S state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.S",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Shared state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "L2 cache lines in E state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.E",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Exclusive state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x7",
|
||||
"BriefDescription": "L2 cache lines filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.ALL",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF2",
|
||||
"UMask": "0x5",
|
||||
"BriefDescription": "Clean L2 cache lines evicted by demand.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_OUT.DEMAND_CLEAN",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xf4",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Split locks in SQ",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "SQ_MISC.SPLIT_LOCK",
|
||||
"PublicDescription": "This event counts the number of split locks in the super queue.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "RFO requests that hit L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.RFO_HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "RFO requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.RFO_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x44",
|
||||
"BriefDescription": "L2 cache hits when fetching instructions, code reads.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.CODE_RD_HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "L2 cache misses when fetching instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.CODE_RD_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x27",
|
||||
"BriefDescription": "Demand requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe7",
|
||||
"BriefDescription": "Demand requests to L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x3f",
|
||||
"BriefDescription": "All requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xff",
|
||||
"BriefDescription": "All L2 requests.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.REFERENCES",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
|
||||
"CounterMask": "6",
|
||||
"Errata": "BDM76",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
|
||||
"AnyThread": "1",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cycles a demand request was blocked due to Fill Buffers inavailability.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L1D_PEND_MISS.FB_FULL",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,171 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"Errata": "BDM30",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"Errata": "BDM30",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x1e",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc7",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x3",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.PACKED",
|
||||
"SampleAfterValue": "2000004",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x2a",
|
||||
"BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SINGLE",
|
||||
"SampleAfterValue": "2000005",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x15",
|
||||
"BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.DOUBLE",
|
||||
"SampleAfterValue": "2000006",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,286 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"PublicDescription": "This counts the number of cycles that the instruction decoder queue is empty and can indicate that the application may be bound in the front end. It does not determine whether there are uops being delivered to the Alloc stage since uops can be delivered by bypass skipping the Instruction Decode Queue (IDQ) when it is empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"PublicDescription": "This event counts the number of both cacheable and noncacheable Instruction Cache, Streaming Buffer and Victim Cache Reads including UC fetches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"PublicDescription": "This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes UC accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"PublicDescription": "This event counts cycles during which the demand fetch waits for data (wfdM104H) from L2 or iSB (opportunistic hit).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding ?4 ? x? when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"CounterMask": "3",
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when less than 1 uop is delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"CounterMask": "2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Invert": "1",
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0?2 cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,433 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"PublicDescription": "This event counts speculative cache-line split load uops dispatched to the L1 cache.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"PublicDescription": "This event counts speculative cache line split store-address (STA) uops dispatched to the L1 cache.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times a TSX line had a cache conflict",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"PublicDescription": "Number of times a TSX line had a cache conflict.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times we could not allocate Lock Buffer",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"PublicDescription": "Number of times we could not allocate Lock Buffer.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC1",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a flowmarker.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC4",
|
||||
"PublicDescription": "RTM region detected inside HLE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:\n1. memory disambiguation,\n2. external snoop, or\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times we entered an HLE region; does not count nested transactions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"PublicDescription": "Number of times we entered an HLE region\n does not count nested transactions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times HLE commit succeeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"PublicDescription": "Number of times HLE commit succeeded.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times HLE abort was triggered",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED",
|
||||
"PublicDescription": "Number of times HLE abort was triggered.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
||||
"PublicDescription": "Number of times the TSX watchdog signaled an HLE abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
||||
"PublicDescription": "Number of times a disallowed operation caused an HLE abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
||||
"PublicDescription": "Number of times HLE caused a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times HLE aborted and was not due to the abort conditions in subevents 3-6.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times we entered an RTM region; does not count nested transactions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"PublicDescription": "Number of times we entered an RTM region\n does not count nested transactions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times RTM commit succeeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"PublicDescription": "Number of times RTM commit succeeded.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times RTM abort was triggered",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"PublicDescription": "Number of times RTM abort was triggered .",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
||||
"PublicDescription": "Number of times the TSX watchdog signaled an RTM abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
||||
"PublicDescription": "Number of times a disallowed operation caused an RTM abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
||||
"PublicDescription": "Number of times a RTM caused a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times RTM aborted and was not due to the abort conditions in subevents 3-6.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 4",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above four.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 8",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above eight.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 16",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 16.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 32",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 32.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 64",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 64.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "2003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 128",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 128.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "1009",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 256",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 256.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "503",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 512",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 512.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "101",
|
||||
"CounterHTOff": "3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,44 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"PublicDescription": "This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts when there is a transition from ring 1,2 or 3 to ring0.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"PublicDescription": "This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,388 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4F",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"PublicDescription": "This event counts cycles for an extended page table walk. The Extended Page directory cache differs from standard TLB caches by the operating system that use it. Virtual machine operating systems use the extended page directory cache, while guest operating systems use the standard TLB caches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAE",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"PublicDescription": "This event counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x14",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"PublicDescription": "This event counts the number of DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PublicDescription": "This event counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, and so on).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,942 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Demand Data Read miss L2, no rejects",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_MISS",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache. Only not rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Demand Data Read requests that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.DEMAND_DATA_RD_HIT",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests that hit L2 cache. Only not rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "L2 prefetch requests that miss L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.L2_PF_MISS",
|
||||
"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that miss L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x50",
|
||||
"BriefDescription": "L2 prefetch requests that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.L2_PF_HIT",
|
||||
"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers that hit L2 cache. L3 prefetch new types.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe1",
|
||||
"BriefDescription": "Demand Data Read requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts the number of demand Data Read requests (including requests from L1D hardware prefetchers). These loads may hit or miss L2 cache. Only non rejected loads are counted.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe2",
|
||||
"BriefDescription": "RFO requests to L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_RFO",
|
||||
"PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L2 cache. L2 RFO requests include both L1D demand RFO misses as well as L1D RFO prefetches.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe4",
|
||||
"BriefDescription": "L2 code requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_CODE_RD",
|
||||
"PublicDescription": "This event counts the total number of L2 code requests.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xf8",
|
||||
"BriefDescription": "Requests from L2 hardware prefetchers",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_PF",
|
||||
"PublicDescription": "This event counts the total number of requests from the L2 hardware prefetchers.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x27",
|
||||
"UMask": "0x50",
|
||||
"BriefDescription": "Not rejected writebacks that hit L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_DEMAND_RQSTS.WB_HIT",
|
||||
"PublicDescription": "This event counts the number of WB requests that hit L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Core-originated cacheable demand requests missed L3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LONGEST_LAT_CACHE.MISS",
|
||||
"PublicDescription": "This event counts core-originated cacheable demand requests that miss the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x2E",
|
||||
"UMask": "0x4f",
|
||||
"BriefDescription": "Core-originated cacheable demand requests that refer to L3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LONGEST_LAT_CACHE.REFERENCE",
|
||||
"PublicDescription": "This event counts core-originated cacheable demand requests that refer to the last level cache (LLC). Demand requests include loads, RFOs, and hardware prefetches from L1D, and instruction fetches from IFU.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L1D miss oustandings duration in cycles",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING",
|
||||
"PublicDescription": "This event counts duration of L1D miss outstanding, that is each cycle number of Fill Buffers (FB) outstanding required by Demand Reads. FB either is held by demand loads, or it is held by non-demand loads and gets hit at least once by demand. The valid outstanding interval is defined until the FB deallocation by one of the following ways: from FB allocation, if FB is allocated by demand; from the demand Hit FB, if it is allocated by hardware or software prefetch.\nNote: In the L1D, a Demand Read contains cacheable or noncacheable demand loads, including ones causing cache-line splits and reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with L1D load Misses outstanding.",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts duration of L1D miss outstanding in cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x51",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L1D data line replacements",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L1D.REPLACEMENT",
|
||||
"PublicDescription": "This event counts L1D data line replacements including opportunistic replacements, and replacements that require stall-for-replace or block-for-replace.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore outstanding Demand Data Read transactions in uncore queue.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding Demand Data Read transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor. See the corresponding Umask under OFFCORE_REQUESTS.\nNote: A prefetch promoted to Demand is counted from the promotion point.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Offcore outstanding code reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_CODE_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding Code Reads transactions in the super queue every cycle. The \"Offcore outstanding\" state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Offcore outstanding RFO store transactions in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_RFO",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding RFO (store) transactions in the super queue (SQ) every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Offcore outstanding cacheable Core Data Read transactions in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding cacheable Core Data Read transactions in the super queue every cycle. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when offcore outstanding Demand Data Read transactions are present in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_DATA_RD",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts cycles when offcore outstanding Demand Data Read transactions are present in the super queue (SQ). A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when offcore outstanding cacheable Core Data Read transactions are present in SuperQueue (SQ), queue to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DATA_RD",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts cycles when offcore outstanding cacheable Core Data Read transactions are present in the super queue. A transaction is considered to be in the Offcore outstanding state between L2 miss and transaction completion sent to requestor (SQ de-allocation). See corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Offcore outstanding demand rfo reads transactions in SuperQueue (SQ), queue to uncore, every cycle",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.CYCLES_WITH_DEMAND_RFO",
|
||||
"CounterMask": "1",
|
||||
"Errata": "BDM76",
|
||||
"PublicDescription": "This event counts the number of offcore outstanding demand rfo Reads transactions in the super queue every cycle. The \"Offcore outstanding\" state of the transaction lasts from the L2 miss until the sending transaction completion to requestor (SQ deallocation). See the corresponding Umask under OFFCORE_REQUESTS.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cycles when L1D is locked",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.CACHE_LOCK_DURATION",
|
||||
"PublicDescription": "This event counts the number of cycles when the L1D is locked. It is a superset of the 0x1 mask (BUS_LOCK_CLOCKS.BUS_LOCK_DURATION).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Demand Data Read requests sent to uncore",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts the Demand Data Read requests sent to uncore. Use it in conjunction with OFFCORE_REQUESTS_OUTSTANDING to determine average latency in the uncore.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cacheable and noncachaeble code read requests",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_CODE_RD",
|
||||
"PublicDescription": "This event counts both cacheable and noncachaeble code read requests.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand RFO requests including regular RFOs, locks, ItoM",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.DEMAND_RFO",
|
||||
"PublicDescription": "This event counts the demand RFO (read for ownership) requests including regular RFOs, locks, ItoM.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB0",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Demand and prefetch data reads",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS.ALL_DATA_RD",
|
||||
"PublicDescription": "This event counts the demand and prefetch data reads. All Core Data Reads include cacheable \"Demands\" and L2 prefetchers (not L3 prefetchers). Counting also covers reads due to page walks resulted from any request type.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xb2",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore requests buffer cannot take more entries for this thread core.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_BUFFER.SQ_FULL",
|
||||
"PublicDescription": "This event counts the number of cases when the offcore requests buffer cannot take more entries for the core. This can happen when the superqueue does not contain eligible entries, or when L1D writeback pending FIFO requests is full.\nNote: Writeback pending FIFO has six entries.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Retired load uops that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_LOADS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts load uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Retired store uops that miss the STLB.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.STLB_MISS_STORES",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts store uops with true STLB miss retired to the architected path. True STLB miss is an uop triggering page walk that gets completed without blocks, and later gets retired. This page walk can end up with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Retired load uops with locked access.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.LOCK_LOADS",
|
||||
"Errata": "BDM35",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts load uops with locked access retired to the architected path.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Retired load uops that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.SPLIT_LOADS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts line-splitted load uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "Retired store uops that split across a cacheline boundary.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.SPLIT_STORES",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts line-splitted store uops retired to the architected path. A line split is across 64B cache-line which includes a page split (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x81",
|
||||
"BriefDescription": "All retired load uops.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.ALL_LOADS",
|
||||
"PublicDescription": "This event counts load uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement. This event also counts SW prefetches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"UMask": "0x82",
|
||||
"BriefDescription": "All retired store uops.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_UOPS_RETIRED.ALL_STORES",
|
||||
"PublicDescription": "This event counts store uops retired to the architected path with a filter on bits 0 and 1 applied.\nNote: This event counts AVX-256bit load/store double-pump memory uops as a single uop at retirement.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"L1_Hit_Indication": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Retired load uops with L1 cache hits as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_HIT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the nearest-level (L1) cache.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load. This event also counts SW prefetches independent of the actual data source.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Retired load uops with L2 cache hits as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_HIT",
|
||||
"Errata": "BDM35",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the mid-level (L2) cache.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Retired load uops which data sources were data hits in L3 without snoops required.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_HIT",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were data hits in the last-level (L3) cache without snoops required.",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Retired load uops misses in L1 cache as data sources.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L1_MISS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were misses in the nearest-level (L1) cache. Counting excludes unknown and UC data source.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Miss in mid-level (L2) cache. Excludes Unknown data-source.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L2_MISS",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were misses in the mid-level (L2) cache. Counting excludes unknown and UC data source.",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Miss in last-level (L3) cache. Excludes Unknown data-source.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.L3_MISS",
|
||||
"Errata": "BDM100, BDE70",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Retired load uops which data sources were load uops missed L1 but hit FB due to preceding miss to the same cache line with data not ready.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_RETIRED.HIT_LFB",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were load uops missed L1 but hit a fill buffer due to a preceding miss to the same cache line with the data not ready.\nNote: Only two data-sources of L1/FB are applicable for AVX-256bit even though the corresponding AVX load could be serviced by a deeper level in the memory hierarchy. Data source is reported for the Low-half load.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Retired load uops which data sources were L3 hit and cross-core snoop missed in on-pkg core cache.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_MISS",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were L3 Hit and a cross-core snoop missed in the on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Retired load uops which data sources were L3 and cross-core snoop hits in on-pkg core cache.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HIT",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were L3 hit and a cross-core snoop hit in the on-pkg core cache.",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Retired load uops which data sources were HitM responses from shared L3.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_HITM",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were HitM responses from a core on same socket (shared L3).",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Retired load uops which data sources were hits in L3 without snoops required.",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_HIT_RETIRED.XSNP_NONE",
|
||||
"Errata": "BDM100",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts retired load uops which data sources were hits in the last-level (L3) cache without snoops required.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD3",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Data from local DRAM either Snoop not needed or Snoop Miss (RspI)",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.LOCAL_DRAM",
|
||||
"Errata": "BDE70, BDM100",
|
||||
"PublicDescription": "Retired load uop whose Data Source was: local DRAM either Snoop not needed or Snoop Miss (RspI).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD3",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Retired load uop whose Data Source was: remote DRAM either Snoop not needed or Snoop Miss (RspI)",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_DRAM",
|
||||
"Errata": "BDE70",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD3",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Retired load uop whose Data Source was: Remote cache HITM",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_HITM",
|
||||
"Errata": "BDE70",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD3",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Retired load uop whose Data Source was: forwarded from remote cache",
|
||||
"Data_LA": "1",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MEM_LOAD_UOPS_L3_MISS_RETIRED.REMOTE_FWD",
|
||||
"Errata": "BDE70",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Demand Data Read requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.DEMAND_DATA_RD",
|
||||
"PublicDescription": "This event counts Demand Data Read requests that access L2 cache, including rejects.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "RFO requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.RFO",
|
||||
"PublicDescription": "This event counts Read for Ownership (RFO) requests that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "L2 cache accesses when fetching instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.CODE_RD",
|
||||
"PublicDescription": "This event counts the number of L2 cache accesses when fetching instructions.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "L2 or L3 HW prefetches that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.ALL_PF",
|
||||
"PublicDescription": "This event counts L2 or L3 HW prefetches that access L2 cache including rejects.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "L1D writebacks that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L1D_WB",
|
||||
"PublicDescription": "This event counts L1D writebacks that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "L2 fill requests that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L2_FILL",
|
||||
"PublicDescription": "This event counts L2 fill requests that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "L2 writebacks that access L2 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.L2_WB",
|
||||
"PublicDescription": "This event counts L2 writebacks that access L2 cache.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF0",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Transactions accessing L2 pipe",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_TRANS.ALL_REQUESTS",
|
||||
"PublicDescription": "This event counts transactions that access the L2 pipe including snoops, pagewalks, and so on.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "L2 cache lines in I state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.I",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Invalidate state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "L2 cache lines in S state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.S",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Shared state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "L2 cache lines in E state filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.E",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines in the Exclusive state filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF1",
|
||||
"UMask": "0x7",
|
||||
"BriefDescription": "L2 cache lines filling L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_IN.ALL",
|
||||
"PublicDescription": "This event counts the number of L2 cache lines filling the L2. Counting does not cover rejects.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF2",
|
||||
"UMask": "0x5",
|
||||
"BriefDescription": "Clean L2 cache lines evicted by demand.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_LINES_OUT.DEMAND_CLEAN",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xf4",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Split locks in SQ",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "SQ_MISC.SPLIT_LOCK",
|
||||
"PublicDescription": "This event counts the number of split locks in the super queue.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "RFO requests that hit L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.RFO_HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "RFO requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.RFO_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x44",
|
||||
"BriefDescription": "L2 cache hits when fetching instructions, code reads.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.CODE_RD_HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "L2 cache misses when fetching instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.CODE_RD_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x27",
|
||||
"BriefDescription": "Demand requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xe7",
|
||||
"BriefDescription": "Demand requests to L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.ALL_DEMAND_REFERENCES",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0x3f",
|
||||
"BriefDescription": "All requests that miss L2 cache.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x24",
|
||||
"UMask": "0xff",
|
||||
"BriefDescription": "All L2 requests.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L2_RQSTS.REFERENCES",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Offcore response can be programmed only with a specific pair of event select and counter MSR, and with specific event codes and predefine mask bit value in a dedicated MSR to specify attributes of the offcore transaction.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x60",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with at least 6 offcore outstanding Demand Data Read transactions in uncore queue.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_REQUESTS_OUTSTANDING.DEMAND_DATA_RD_GE_6",
|
||||
"CounterMask": "6",
|
||||
"Errata": "BDM76",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with L1D load Misses outstanding from any thread on physical core.",
|
||||
"Counter": "2",
|
||||
"EventName": "L1D_PEND_MISS.PENDING_CYCLES_ANY",
|
||||
"AnyThread": "1",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x48",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Cycles a demand request was blocked due to Fill Buffers inavailability.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "L1D_PEND_MISS.FB_FULL",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all requests that hit in the L3",
|
||||
"MSRValue": "0x3f803c8fff",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_REQUESTS.LLC_HIT.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded",
|
||||
"MSRValue": "0x10003c07f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_HIT.HITM_OTHER_CORE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded",
|
||||
"MSRValue": "0x04003c07f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_HIT.HIT_OTHER_CORE_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded",
|
||||
"MSRValue": "0x04003c0244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded",
|
||||
"MSRValue": "0x10003c0122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.HITM_OTHER_CORE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded",
|
||||
"MSRValue": "0x04003c0122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_HIT.HIT_OTHER_CORE_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded",
|
||||
"MSRValue": "0x10003c0091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HITM_OTHER_CORE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that hit in the L3 and the snoops to sibling cores hit in either E/S state and the line is not forwarded",
|
||||
"MSRValue": "0x04003c0091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_HIT.HIT_OTHER_CORE_NO_FWD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that hit in the L3",
|
||||
"MSRValue": "0x3f803c0200",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_HIT.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that hit in the L3",
|
||||
"MSRValue": "0x3f803c0100",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_RFO.LLC_HIT.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that hit in the L3 and the snoop to one of the sibling cores hits the line in M state and the line is forwarded",
|
||||
"MSRValue": "0x10003c0002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_HIT.HITM_OTHER_CORE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,171 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"Errata": "BDM30",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from AVX-256 to legacy SSE when penalty is applicable.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"Errata": "BDM30",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of transitions from legacy SSE to AVX-256 when penalty is applicable.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar double precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar single precision floating-point instructions retired. Each count represents 1 computation. Applies to SSE* and AVX* scalar single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed double precision floating-point instructions retired. Each count represents 2 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SSE/AVX computational 128-bit packed single precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.128B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed double precision floating-point instructions retired. Each count represents 4 computations. Applies to SSE* and AVX* packed double precision floating-point instructions: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of x87 floating point (FP) micro-code assist (numeric overflow/underflow, inexact result) when the output value (destination register) is invalid.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts x87 floating point (FP) micro-code assist (invalid operation, denormal operand, SNaN operand) when the input value (one of the source operands to an FP instruction) is invalid.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts the number of SSE* floating point (FP) micro-code assist (numeric overflow/underflow) when the output value (destination register) is invalid. Counting covers only cases involving penalties that require micro-code assist intervention.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"PublicDescription": "This is a non-precise version (that is, does not use PEBS) of the event that counts any input SSE* FP assist - invalid operation, denormal operand, dividing by zero, SNaN operand. Counting includes only cases involving penalties that required micro-code assist intervention.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x1e",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles with any input and output SSE or x87 FP assist. If an input and output assist are detected on the same cycle the event increments by 1.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc7",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of SSE/AVX computational 256-bit packed single precision floating-point instructions retired. Each count represents 8 computations. Applies to SSE* and AVX* packed single precision floating-point instructions: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.256B_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x3",
|
||||
"BriefDescription": "Number of SSE/AVX computational scalar floating-point instructions retired. Applies to SSE* and AVX* scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT FM(N)ADD/SUB. FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SCALAR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Number of SSE/AVX computational packed floating-point instructions retired. Applies to SSE* and AVX*, packed, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RSQRT RCP SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.PACKED",
|
||||
"SampleAfterValue": "2000004",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x2a",
|
||||
"BriefDescription": "Number of SSE/AVX computational single precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX RCP RSQRT SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.SINGLE",
|
||||
"SampleAfterValue": "2000005",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC7",
|
||||
"UMask": "0x15",
|
||||
"BriefDescription": "Number of SSE/AVX computational double precision floating-point instructions retired. Applies to SSE* and AVX*scalar, double and single precision floating-point: ADD SUB MUL DIV MIN MAX SQRT DPP FM(N)ADD/SUB. DPP and FM(N)ADD/SUB instructions count twice as they perform multiple calculations per element. ?.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ARITH_INST_RETIRED.DOUBLE",
|
||||
"SampleAfterValue": "2000006",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,286 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"PublicDescription": "This counts the number of cycles that the instruction decoder queue is empty and can indicate that the application may be bound in the front end. It does not determine whether there are uops being delivered to the Alloc stage since uops can be delivered by bypass skipping the Instruction Decode Queue (IDQ) when it is empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"PublicDescription": "This event counts the total number of uops delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequenser (MS) is busy. Counting includes uops that may \"bypass\" the IDQ. Uops maybe initiated by Decode Stream Buffer (DSB) or MITE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops are being delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while the Microcode Sequencer (MS) is busy. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops that may \"bypass\" the IDQ.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts the number of cycles 4 uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts the number of cycles uops were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"PublicDescription": "This event counts the number of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops that may \"bypass\" the IDQ. This also means that uops are not being delivered from the Decode Stream Buffer (DSB).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"PublicDescription": "This event counts the number of both cacheable and noncacheable Instruction Cache, Streaming Buffer and Victim Cache Reads including UC fetches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"PublicDescription": "This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes UC accesses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"PublicDescription": "This event counts cycles during which the demand fetch waits for data (wfdM104H) from L2 or iSB (opportunistic hit).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"PublicDescription": "This event counts the number of uops not delivered to Resource Allocation Table (RAT) per thread adding ?4 ? x? when Resource Allocation Table (RAT) is not stalled and Instruction Decode Queue (IDQ) delivers x uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover cases when:\n a. IDQ-Resource Allocation Table (RAT) pipe serves the other thread;\n b. Resource Allocation Table (RAT) is stalled for the thread (including uop drops and clear BE conditions); \n c. Instruction Decode Queue (IDQ) delivers four uops.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when no uops are delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core =4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"CounterMask": "3",
|
||||
"PublicDescription": "This event counts, on the per-thread basis, cycles when less than 1 uop is delivered to Resource Allocation Table (RAT). IDQ_Uops_Not_Delivered.core >=3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"CounterMask": "2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Invert": "1",
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"PublicDescription": "This event counts Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles. These cycles do not include uops routed through because of the switch itself, for example, when Instruction Decode Queue (IDQ) pre-allocation is unavailable, or Instruction Decode Queue (IDQ) is full. SBD-to-MITE switch true penalty cycles happen after the merge mux (MM) receives Decode Stream Buffer (DSB) Sync-indication until receiving the first MITE uop. \nMM is placed before Instruction Decode Queue (IDQ) to merge uops being fed from the MITE and Decode Stream Buffer (DSB) paths. Decode Stream Buffer (DSB) inserts the Sync-indication whenever a Decode Stream Buffer (DSB)-to-MITE switch occurs.\nPenalty: A Decode Stream Buffer (DSB) hit followed by a Decode Stream Buffer (DSB) miss can cost up to six cycles in which no uops are delivered to the IDQ. Most often, such switches from the Decode Stream Buffer (DSB) to the legacy pipeline cost 0?2 cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,649 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"PublicDescription": "This event counts speculative cache-line split load uops dispatched to the L1 cache.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"PublicDescription": "This event counts speculative cache line split store-address (STA) uops dispatched to the L1 cache.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times a TSX line had a cache conflict",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"PublicDescription": "Number of times a TSX line had a cache conflict.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to an evicted line caused by a transaction overflow.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to a non-release/commit store to lock.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to commit but Lock Buffer not empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to release/commit but data and address mismatch.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"PublicDescription": "Number of times a TSX Abort was triggered due to attempting an unsupported alignment from Lock Buffer.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times we could not allocate Lock Buffer",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"PublicDescription": "Number of times we could not allocate Lock Buffer.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC1",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a flowmarker.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a vzeroupper instruction.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"PublicDescription": "Unfriendly TSX abort triggered by a nest count that is too deep.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC4",
|
||||
"PublicDescription": "RTM region detected inside HLE.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from one of the following:\n1. memory disambiguation,\n2. external snoop, or\n3. cross SMT-HW-thread snoop (stores) hitting load buffer.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times we entered an HLE region; does not count nested transactions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"PublicDescription": "Number of times we entered an HLE region\n does not count nested transactions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times HLE commit succeeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"PublicDescription": "Number of times HLE commit succeeded.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times HLE abort was triggered",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED",
|
||||
"PublicDescription": "Number of times HLE abort was triggered.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an HLE abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
||||
"PublicDescription": "Number of times the TSX watchdog signaled an HLE abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
||||
"PublicDescription": "Number of times a disallowed operation caused an HLE abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
||||
"PublicDescription": "Number of times HLE caused a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times HLE aborted and was not due to the abort conditions in subevents 3-6.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times we entered an RTM region; does not count nested transactions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"PublicDescription": "Number of times we entered an RTM region\n does not count nested transactions.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times RTM commit succeeded",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"PublicDescription": "Number of times RTM commit succeeded.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times RTM abort was triggered",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"PublicDescription": "Number of times RTM abort was triggered .",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an RTM abort was attributed to a Memory condition (See TSX_Memory event for additional details).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
||||
"PublicDescription": "Number of times the TSX watchdog signaled an RTM abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
||||
"PublicDescription": "Number of times a disallowed operation caused an RTM abort.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
||||
"PublicDescription": "Number of times a RTM caused a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times RTM aborted and was not due to the abort conditions in subevents 3-6.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 4",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above four.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 8",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above eight.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 16",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 16.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 32",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 32.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 64",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 64.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "2003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 128",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 128.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "1009",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 256",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 256.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "503",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 512",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "BDM100, BDM35",
|
||||
"PublicDescription": "This event counts loads with latency value being above 512.",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "101",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all requests that miss in the L3",
|
||||
"MSRValue": "0x3fbfc08fff",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_REQUESTS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x087fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063bc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x06040007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss in the L3",
|
||||
"MSRValue": "0x3fbfc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0604000244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0604000122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x087fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063bc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0604000091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00200",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00100",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,44 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"PublicDescription": "This event counts the unhalted core cycles during which the thread is in the ring 0 privileged mode.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"PublicDescription": "This event counts unhalted core cycles during which the thread is in rings 1, 2, or 3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts when there is a transition from ring 1,2 or 3 to ring0.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"PublicDescription": "This event counts cycles in which the L1 and L2 are locked due to a UC lock or split lock. A lock is asserted in case of locked memory access, due to noncacheable memory, locked operation that spans two cache lines, or a page walk from the noncacheable page table. L1D and L2 locks have a very high performance penalty and it is highly recommended to avoid such access.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,388 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts load misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4F",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"PublicDescription": "This event counts cycles for an extended page table walk. The Extended Page directory cache differs from standard TLB caches by the operating system that use it. Virtual machine operating systems use the extended page directory cache, while guest operating systems use the standard TLB caches.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause page walks of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (4K page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (2M and 4M page sizes). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts store misses in all DTLB levels that cause a completed page walk (1G page size). The page walk can end with or without a fault.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"Errata": "BDM69",
|
||||
"PublicDescription": "This event counts the number of cycles while PMH is busy with the page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAE",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"PublicDescription": "This event counts the number of flushes of the big or small ITLB pages. Counting include both TLB Flush (covering all sets) and TLB Set Clear (set-specific).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x14",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"Errata": "BDM69, BDM98",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"PublicDescription": "This event counts the number of DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PublicDescription": "This event counts the number of any STLB flush attempts (such as entire, VPID, PCID, InvPage, CR3 write, and so on).",
|
||||
"SampleAfterValue": "100007",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"Errata": "BDM69",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,52 @@
|
|||
[
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line and that cache line is in the ICache (hit). The event strives to count on a cache line basis, so that multiple accesses which hit in a single cache line count as one ICACHE.HIT. Specifically, the event counts when straight line code crosses the cache line boundary, or when a branch target is to a new line, and that cache line is in the ICache. This event counts differently than Intel processors based on Silvermont microarchitecture.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "References per ICache line that are available in the ICache (hit). This event counts differently than Intel processors based on Silvermont microarchitecture"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line and that cache line is not in the ICache (miss). The event strives to count on a cache line basis, so that multiple accesses which miss in a single cache line count as one ICACHE.MISS. Specifically, the event counts when straight line code crosses the cache line boundary, or when a branch target is to a new line, and that cache line is not in the ICache. This event counts differently than Intel processors based on Silvermont microarchitecture.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "References per ICache line that are not available in the ICache (miss). This event counts differently than Intel processors based on Silvermont microarchitecture"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts requests to the Instruction Cache (ICache) for one or more bytes in an ICache Line. The event strives to count on a cache line basis, so that multiple fetches to a single cache line count as one ICACHE.ACCESS. Specifically, the event counts when accesses from straight line code crosses the cache line boundary, or when a branch target is to a new line.\r\nThis event counts differently than Intel processors based on Silvermont microarchitecture.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "ICACHE.ACCESSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "References per ICache line. This event counts differently than Intel processors based on Silvermont microarchitecture"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of times the Microcode Sequencer (MS) starts a flow of uops from the MSROM. It does not count every time a uop is read from the MSROM. The most common case that this counts is when a micro-coded instruction is encountered by the front end of the machine. Other cases include when an instruction encounters a fault, trap, or microcode assist of any sort that initiates a flow of uops. The event will count MS startups for uops that are speculative, and subsequently cleared by branch mispredict or a machine clear.",
|
||||
"EventCode": "0xE7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MS_DECODED.MS_ENTRY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "MS decode starts"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of times the prediction (from the predecode cache) for instruction length is incorrect.",
|
||||
"EventCode": "0xE9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DECODE_RESTRICTION.PREDECODE_WRONG",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Decode restrictions due to predicting wrong instruction length"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,34 @@
|
|||
[
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts machine clears due to memory ordering issues. This occurs when a snoop request happens and the machine is uncertain if memory ordering will be preserved - as another core is in the process of modifying the data.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Machine clears due to memory ordering issue"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts when a memory load of a uop spans a page boundary (a split) is retired.",
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MISALIGN_MEM_REF.LOAD_PAGE_SPLIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Load uops that split a page (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts when a memory store of a uop spans a page boundary (a split) is retired.",
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MISALIGN_MEM_REF.STORE_PAGE_SPLIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Store uops that split a page (Precise event capable)"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,52 @@
|
|||
[
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed because of a full resource in the backend. Including but not limited to resources such as the Re-order Buffer (ROB), reservation stations (RS), load/store buffers, physical registers, or any other needed machine resource that is currently unavailable. Note that uops must be available for consumption in order for this event to fire. If a uop is not available (Instruction Queue is empty), this event will not count.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RESOURCE_FULL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Unfilled issue slots per cycle because of a full resource in the backend"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend because allocation is stalled waiting for a mispredicted jump to retire or other branch-like conditions (e.g. the event is relevant during certain microcode flows). Counts all issue slots blocked while within this window including slots where uops were not available in the Instruction Queue.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.RECOVERY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Unfilled issue slots per cycle to recover"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of issue slots per core cycle that were not consumed by the backend due to either a full resource in the backend (RESOURCE_FULL) or due to the processor recovering from some event (RECOVERY).",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "ISSUE_SLOTS_NOT_CONSUMED.ANY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Unfilled issue slots per cycle"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts hardware interrupts received by the processor.",
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "HW_INTERRUPTS.RECEIVED",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Hardware interrupts received (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts core cycles during which there are pending interrupts, but interrupts are masked (EFLAGS.IF = 0).",
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "HW_INTERRUPTS.PENDING_AND_MASKED",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Cycles pending interrupts are masked (Precise event capable)"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,433 @@
|
|||
[
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts branch instructions retired for all branch types. This is an architectural performance event.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired branch instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was taken and when it was not taken.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7e",
|
||||
"EventName": "BR_INST_RETIRED.JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired conditional branch instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were taken and does not count when the Jcc branch instruction were not taken.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xfe",
|
||||
"EventName": "BR_INST_RETIRED.TAKEN_JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired conditional branch instructions that were taken (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts near CALL branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf9",
|
||||
"EventName": "BR_INST_RETIRED.CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired near call instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts near relative CALL branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xfd",
|
||||
"EventName": "BR_INST_RETIRED.REL_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired near relative call instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts near indirect CALL branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xfb",
|
||||
"EventName": "BR_INST_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired near indirect call instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts near return branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf7",
|
||||
"EventName": "BR_INST_RETIRED.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired near return instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts near indirect call or near indirect jmp branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xeb",
|
||||
"EventName": "BR_INST_RETIRED.NON_RETURN_IND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired instructions of near indirect Jmp or call (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts far branch instructions retired. This includes far jump, far call and return, and Interrupt call and return.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xbf",
|
||||
"EventName": "BR_INST_RETIRED.FAR_BRANCH",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired far branch instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted branch instructions retired including all branch types.",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted branch instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired, including both when the branch was supposed to be taken and when it was not supposed to be taken (but the processor predicted the opposite condition).",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7e",
|
||||
"EventName": "BR_MISP_RETIRED.JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted conditional branch instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted retired Jcc (Jump on Conditional Code/Jump if Condition is Met) branch instructions retired that were supposed to be taken but the processor predicted that it would not be taken.",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xfe",
|
||||
"EventName": "BR_MISP_RETIRED.TAKEN_JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted conditional branch instructions that were taken (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted near indirect CALL branch instructions retired, where the target address taken was not what the processor predicted.",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xfb",
|
||||
"EventName": "BR_MISP_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted near indirect call instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted near RET branch instructions retired, where the return address taken was not what the processor predicted.",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf7",
|
||||
"EventName": "BR_MISP_RETIRED.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted near return instructions (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts mispredicted branch instructions retired that were near indirect call or near indirect jmp, where the target address taken was not what the processor predicted.",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xeb",
|
||||
"EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired mispredicted instructions of near indirect Jmp or near indirect call. (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts uops which retired.",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "UOPS_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops retired (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts uops retired that are from the complex flows issued by the micro-sequencer (MS). Counts both the uops from a micro-coded instruction, and the uops that might be generated from a micro-coded assist.",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.MS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "MS uops retired (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of times that the processor detects that a program is writing to a code section and has to perform a machine clear because of that modification. Self-modifying code (SMC) causes a severe penalty in all Intel? architecture processors.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Self-Modifying Code detected"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts machine clears due to floating point (FP) operations needing assists. For instance, if the result was a floating point denormal, the hardware clears the pipeline and reissues uops to produce the correct IEEE compliant denormal result.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MACHINE_CLEARS.FP_ASSIST",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Machine clears due to FP assists"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts machine clears due to memory disambiguation. Memory disambiguation happens when a load which has been issued conflicts with a previous unretired store in the pipeline whose address was not known at issue time, but is later resolved to be the same as the load address.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "MACHINE_CLEARS.DISAMBIGUATION",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Machine clears due to memory disambiguation"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts machine clears for any reason.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "MACHINE_CLEARS.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "All machine clears"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The event continues counting during hardware interrupts, traps, and inside interrupt handlers. This is an architectural performance event. This event uses a (_P)rogrammable general purpose performance counter. *This event is Precise Event capable: The EventingRIP field in the PEBS record is precise to the address of the instruction which caused the event. Note: Because PEBS records can be collected only on IA32_PMC0, only one event can use the PEBS facility at a time.",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instructions retired (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "This event used to measure front-end inefficiencies. I.e. when front-end of the machine is not delivering uops to the back-end and the back-end has is not stalled. This event can be used to identify if the machine is truly front-end bound. When this event occurs, it is an indication that the front-end of the machine is operating at less than its theoretical peak performance. Background: We can think of the processor pipeline as being divided into 2 broader parts: Front-end and Back-end. Front-end is responsible for fetching the instruction, decoding into uops in machine understandable format and putting them into a uop queue to be consumed by back end. The back-end then takes these uops, allocates the required resources. When all resources are ready, uops are executed. If the back-end is not ready to accept uops from the front-end, then we do not want to count these as front-end bottlenecks. However, whenever we have bottlenecks in the back-end, we will have allocation unit stalls and eventually forcing the front-end to wait until the back-end is ready to receive more uops. This event counts only when back-end is requesting more uops and front-end is not able to provide them. When 3 uops are requested and no uops are delivered, the event counts 3. When 3 are requested, and only 1 is delivered, the event counts 2. When only 2 are delivered, the event counts 1. Alternatively stated, the event will not count if 3 uops are delivered, or if the back end is stalled and not requesting any uops at all. Counts indicate missed opportunities for the front-end to deliver a uop to the back end. Some examples of conditions that cause front-end efficiencies are: ICache misses, ITLB misses, and decoder restrictions that limit the front-end bandwidth. Known Issues: Some uops require multiple allocation slots. These uops will not be charged as a front end 'not delivered' opportunity, and will be regarded as a back end problem. For example, the INC instruction has one uop that requires 2 issue slots. A stream of INC instructions will not count as UOPS_NOT_DELIVERED, even though only one instruction can be issued per clock. The low uop issue rate for a stream of INC instructions is considered to be a back end issue.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "UOPS_NOT_DELIVERED.ANY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Uops requested but not-delivered to the back-end per cycle"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts uops issued by the front end and allocated into the back end of the machine. This event counts uops that retire as well as uops that were speculatively executed but didn't retire. The sort of speculative uops that might be counted includes, but is not limited to those uops issued in the shadow of a miss-predicted branch, those uops that are inserted during an assist (such as for a denormal floating point result), and (previously allocated) uops that might be canceled during a machine clear.",
|
||||
"EventCode": "0x0E",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "UOPS_ISSUED.ANY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Uops issued to the back end per cycle"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts core cycles if either divide unit is busy.",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CYCLES_DIV_BUSY.ALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles a divider is busy"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts core cycles the integer divide unit is busy.",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CYCLES_DIV_BUSY.IDIV",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Cycles the integer divide unit is busy"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts core cycles the floating point divide unit is busy.",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CYCLES_DIV_BUSY.FPDIV",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Cycles the FP divide unit is busy"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of instructions that retire execution. For instructions that consist of multiple uops, this event counts the retirement of the last uop of the instruction. The counter continues counting during hardware interrupts, traps, and inside interrupt handlers. This event uses fixed counter 0. You cannot collect a PEBs record for this event.",
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instructions retired (Fixed event)"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time to time. For this reason this event may have a changing ratio with regards to time. This event uses fixed counter 1. You cannot collect a PEBs record for this event.",
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 2",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPU_CLK_UNHALTED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Core cycles when core is not halted (Fixed event)"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. The core enters the halt state when it is running the HLT instruction. In mobile systems the core frequency may change from time. This event is not affected by core frequency changes but counts as if the core is running at the maximum frequency all the time. This event uses fixed counter 2. You cannot collect a PEBs record for this event.",
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_TSC",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Reference cycles when core is not halted (Fixed event)"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Core cycles when core is not halted. This event uses a (_P)rogrammable general purpose performance counter.",
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.CORE_P",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Core cycles when core is not halted"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Reference cycles when core is not halted. This event uses a (_P)rogrammable general purpose performance counter.",
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Reference cycles when core is not halted"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of times a BACLEAR is signaled for any reason, including, but not limited to indirect branch/call, Jcc (Jump on Conditional Code/Jump if Condition is Met) branch, unconditional branch/call, and returns.",
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEARS.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "BACLEARs asserted for any branch type"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts BACLEARS on return instructions.",
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BACLEARS.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "BACLEARs asserted for return branch"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts BACLEARS on Jcc (Jump on Conditional Code/Jump if Condition is Met) branches.",
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BACLEARS.COND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "BACLEARs asserted for conditional branch"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts anytime a load that retires is blocked for any reason.",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "LD_BLOCKS.ALL_BLOCK",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Loads blocked (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts loads blocked because they are unable to find their physical address in the micro TLB (UTLB).",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "LD_BLOCKS.UTLB_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Loads blocked because address in not in the UTLB (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts a load blocked from using a store forward because of an address/size mismatch, only one of the loads blocked from each store will be counted.",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "LD_BLOCKS.STORE_FORWARD",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Loads blocked due to store forward restriction (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts a load blocked from using a store forward, but did not occur because the store data was not available at the right time. The forward might occur subsequently when the data is available.",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LD_BLOCKS.DATA_UNKNOWN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Loads blocked due to store data not ready (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts loads that block because their address modulo 4K matches a pending store.",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "LD_BLOCKS.4K_ALIAS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Loads blocked because address has 4k partial address false dependence (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of taken branch instructions retired.",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "BR_INST_RETIRED.ALL_TAKEN_BRANCHES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Retired taken branch instructions (Precise event capable)"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,75 @@
|
|||
[
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts the number of times the machine was unable to find a translation in the Instruction Translation Lookaside Buffer (ITLB) for a linear address of an instruction fetch. It counts when new translation are filled into the ITLB. The event is speculative in nature, but will not count translations (page walks) that are begun and not finished, or translations that are finished but not filled into the ITLB.",
|
||||
"EventCode": "0x81",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB.MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "ITLB misses"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts load uops retired that caused a DTLB miss.",
|
||||
"EventCode": "0xD0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x11",
|
||||
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS_LOADS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Load uops retired that missed the DTLB (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts store uops retired that caused a DTLB miss.",
|
||||
"EventCode": "0xD0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x12",
|
||||
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS_STORES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Store uops retired that missed the DTLB (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"CollectPEBSRecord": "2",
|
||||
"PublicDescription": "Counts uops retired that had a DTLB miss on load, store or either. Note that when two distinct memory operations to the same page miss the DTLB, only one of them will be recorded as a DTLB miss.",
|
||||
"EventCode": "0xD0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x13",
|
||||
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Memory uops retired that missed the DTLB (Precise event capable)"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts every core cycle when a Data-side (walks due to a data operation) page walk is in progress.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.D_SIDE_CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Duration of D-side page-walks in cycles"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts every core cycle when a Instruction-side (walks due to an instruction fetch) page walk is in progress.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "PAGE_WALKS.I_SIDE_CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Duration of I-side pagewalks in cycles"
|
||||
},
|
||||
{
|
||||
"CollectPEBSRecord": "1",
|
||||
"PublicDescription": "Counts every core cycle a page-walk is in progress due to either a data memory operation or an instruction fetch.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "PAGE_WALKS.CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Duration of page-walks in cycles"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,83 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1e",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Note that a whole rep string only counts AVX_INST.ALL once.",
|
||||
"EventCode": "0xC6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "AVX_INSTS.ALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Approximate counts of AVX & AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions that employ 256-bit operations, including (but not necessarily limited to) rep string instructions that use 256-bit loads and stores for optimized performance, XSAVE* and XRSTOR*, and operations that transition the x87 FPU data registers between x87 and MMX.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,294 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Counts cycles the IDQ is empty.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts uops delivered by the Front-end with the assistance of the microcode sequencer. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered at least one uops. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered at least one uop. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of uops delivered to IDQ from any path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts Instruction Cache (ICACHE) misses.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ICACHE.IFETCH_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. This event is counted on a per-core basis.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "3",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"CounterMask": "2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD135",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,655 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split store-address uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TX_EXEC.MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "TX_EXEC.MISC4",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "TX_EXEC.MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of memory ordering machine clears detected. Memory ordering machine clears can result from memory address aliasing or snoops from another hardware thread or core to data inflight in the pipeline. Machine clears can have a significant performance impact if they are happening frequently.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution started.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution successfully committed.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "HLE_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"Errata": "HSD65",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts).",
|
||||
"EventCode": "0xc8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution started.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"Errata": "HSD65",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"EventCode": "0xc9",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Loads with latency value being above 4.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "50021",
|
||||
"BriefDescription": "Loads with latency value being above 8.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "20011",
|
||||
"BriefDescription": "Loads with latency value being above 16.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Loads with latency value being above 32.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "2003",
|
||||
"BriefDescription": "Loads with latency value being above 64.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "1009",
|
||||
"BriefDescription": "Loads with latency value being above 128.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "503",
|
||||
"BriefDescription": "Loads with latency value being above 256.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "101",
|
||||
"BriefDescription": "Loads with latency value being above 512.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc08fff",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_REQUESTS.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all requests that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x01004007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400122",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00122",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400091",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00200",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L3_CODE_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00100",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L3_RFO.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00080",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L3_DATA_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00040",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00020",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400002",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x0100400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.L3_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss in the L3",
|
||||
"Offcore": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,43 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is not in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.",
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,484 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 4K page walks in any TLB levels.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 4K page structure.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks. (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB store misses.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DTLB store misses with low part of linear-to-physical address translation missed.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "DTLB store misses with low part of linear-to-physical address translation missed",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4f",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in ITLB that causes a page walk of any page size.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 4K page entries.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 2M/4M page entries.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by ITLB misses.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "ITLB misses that hit STLB (4K).",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "ITLB misses that hit STLB (2M).",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M)",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
|
||||
"EventCode": "0xae",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L1+FB.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x11",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L1+FB.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x21",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x41",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x81",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L2.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x12",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L2.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x22",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x42",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L2.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x82",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L3.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x14",
|
||||
"Errata": "HSD25",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L3.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"Errata": "HSD25",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x44",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L3.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x84",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DTLB page walker loads from memory.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"Errata": "HSD25",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of ITLB page walker loads from memory.",
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x28",
|
||||
"Errata": "HSD25",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of ITLB page walker hits in Memory",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x48",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in memory.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x88",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in memory.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Count number of STLB flush attempts.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks in any TLB of any page size due to demand load misses.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of cache load STLB hits. No page walk.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks in ITLB of any page size.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xe",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "ITLB misses that hit STLB. No page walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x60",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,83 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"Errata": "HSD56, HSM57",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"PublicDescription": "Number of X87 FP assists due to output values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"PublicDescription": "Number of X87 FP assists due to input values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"UMask": "0x1e",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC6",
|
||||
"UMask": "0x7",
|
||||
"BriefDescription": "Approximate counts of AVX & AVX2 256-bit instructions, including non-arithmetic instructions, loads, and stores. May count non-AVX instructions that employ 256-bit operations, including (but not necessarily limited to) rep string instructions that use 256-bit loads and stores for optimized performance, XSAVE* and XRSTOR*, and operations that transition the x87 FPU data registers between x87 and MMX.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "AVX_INSTS.ALL",
|
||||
"PublicDescription": "Note that a whole rep string only counts AVX_INST.ALL once.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,294 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "Counts cycles the IDQ is empty.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"PublicDescription": "Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"PublicDescription": "This event counts uops delivered by the Front-end with the assistance of the microcode sequencer. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "This event counts cycles during which the microcode sequencer assisted the Front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "Counts cycles DSB is delivered four uops. Set Cmask = 4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Counts cycles DSB is delivered at least one uops. Set Cmask = 1.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"CounterMask": "4",
|
||||
"PublicDescription": "Counts cycles MITE is delivered four uops. Set Cmask = 4.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"CounterMask": "1",
|
||||
"PublicDescription": "Counts cycles MITE is delivered at least one uop. Set Cmask = 1.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x3c",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"PublicDescription": "Number of uops delivered to IDQ from any path.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes Uncacheable accesses.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"PublicDescription": "This event counts Instruction Cache (ICACHE) misses.",
|
||||
"SampleAfterValue": "200003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFETCH_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "This event count the number of undelivered (unallocated) uops from the Front-end to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. The Front-end can allocate up to 4 uops per cycle so this event can increment 0-4 times per cycle depending on the number of unallocated uops. This event is counted on a per-core basis.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"CounterMask": "4",
|
||||
"Errata": "HSD135",
|
||||
"PublicDescription": "This event counts the number cycles during which the Front-end allocated exactly zero uops to the Resource Allocation Table (RAT) while the Back-end of the processor is not stalled. This event is counted on a per-core basis.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"CounterMask": "3",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"CounterMask": "2",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"CounterMask": "1",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Invert": "1",
|
||||
"EventCode": "0x9C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"CounterMask": "1",
|
||||
"Errata": "HSD135",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x79",
|
||||
"UMask": "0x30",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Cycles where a code fetch is stalled due to L1 instruction-cache miss.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ICACHE.IFDATA_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,739 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"PublicDescription": "Speculative cache-line split store-address uops dispatched to L1D.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data conflict on a transactionally accessed address.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CONFLICT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times a transactional abort was signaled due to a data capacity limitation for transactional writes.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_CAPACITY_WRITE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times a HLE transactional region aborted due to a non XRELEASE prefixed instruction writing to an elided lock in the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_STORE_TO_ELIDED_LOCK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-zero.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_NOT_EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to XRELEASE lock not satisfying the address and value requirements in the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_MISMATCH",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE transactional execution aborted due to an unsupported read alignment from the elision buffer.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.ABORT_HLE_ELISION_BUFFER_UNSUPPORTED_ALIGNMENT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x54",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times HLE lock could not be elided due to ElisionBufferAvailable being zero.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_MEM.HLE_ELISION_BUFFER_FULL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts the number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution, it may not always cause a transactional abort.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that may cause a transactional abort was executed inside a transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Counts the number of times an instruction execution caused the transactional nest count supported to be exceeded.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC4",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5d",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an RTM transactional region.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TX_EXEC.MISC5",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"PublicDescription": "This event counts the number of memory ordering machine clears detected. Memory ordering machine clears can result from memory address aliasing or snoops from another hardware thread or core to data inflight in the pipeline. Machine clears can have a significant performance impact if they are happening frequently.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC8",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times an HLE execution started.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times an HLE execution successfully committed.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to uncommon conditions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to HLE-unfriendly instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to incompatible memory type.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC4",
|
||||
"Errata": "HSD65",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc8",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "HLE_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times an HLE execution aborted due to none of the previous 4 categories (e.g. interrupts).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC9",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of times an RTM execution started.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.START",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Number of times an RTM execution successfully committed.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.COMMIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to any reasons (multiple categories may count as one).",
|
||||
"PEBS": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC1",
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to various memory events (e.g. read/write capacity and conflicts).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to various memory events (e.g., read/write capacity and conflicts).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to HLE-unfriendly instructions.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to incompatible memory type.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC4",
|
||||
"Errata": "HSD65",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xc9",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "RTM_RETIRED.ABORTED_MISC5",
|
||||
"PublicDescription": "Number of times an RTM execution aborted due to none of the previous 4 categories (e.g. interrupt).",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 4.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 8.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "50021",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 16.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "20011",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 32.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 64.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "2003",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 128.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "1009",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 256.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "503",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Loads with latency value being above 512.",
|
||||
"PEBS": "2",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"Errata": "HSD76, HSD25, HSM26",
|
||||
"TakenAlone": "1",
|
||||
"SampleAfterValue": "101",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts demand data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts demand data reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00002",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00004",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand code reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to L2) RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00020",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00040",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00080",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00100",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00200",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063f800091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x083fc00091",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch RFOs that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400122",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_RFO.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss in the L3",
|
||||
"MSRValue": "0x3fbfc00244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x0600400244",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss in the L3",
|
||||
"MSRValue": "0x3fbfc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from local dram",
|
||||
"MSRValue": "0x06004007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the data is returned from remote dram",
|
||||
"MSRValue": "0x063f8007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and the modified data is transferred from remote cache",
|
||||
"MSRValue": "0x103fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the L3 and clean or shared data is transferred from remote cache",
|
||||
"MSRValue": "0x083fc007f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"Offcore": "1",
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Counts all requests that miss in the L3",
|
||||
"MSRValue": "0x3fbfc08fff",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_REQUESTS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,43 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"PublicDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"PublicDescription": "Unhalted core cycles when the thread is not in ring 0.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EdgeDetect": "1",
|
||||
"EventCode": "0x5C",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"CounterMask": "1",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"PublicDescription": "Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,484 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (4K).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 4K page walks in any TLB levels.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes (2M/4M).",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to demand load misses that caused 2M/4M page walks in any TLB levels.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Load miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "This event counts load operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Load misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "This event counts load operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.PDE_CACHE_MISS",
|
||||
"PublicDescription": "DTLB demand load misses with low part of linear-to-physical address translation missed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 4K page structure.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to store misses in one or more TLB levels of 2M/4M page structure.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB store misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "This event counts store operations from a 4K page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Store misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "This event counts store operations from a 2M page that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x80",
|
||||
"BriefDescription": "DTLB store misses with low part of linear-to-physical address translation missed",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.PDE_CACHE_MISS",
|
||||
"PublicDescription": "DTLB store misses with low part of linear-to-physical address translation missed.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4f",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"PublicDescription": "Misses in ITLB that causes a page walk of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x2",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 4K page entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x4",
|
||||
"BriefDescription": "Code miss in all TLB levels causes a page walk that completes. (2M/4M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
|
||||
"PublicDescription": "Completed page walks due to misses in ITLB 2M/4M page entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x8",
|
||||
"BriefDescription": "Store miss in all TLB levels causes a page walk that completes. (1G)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED_1G",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x10",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by ITLB misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "Core misses that miss the DTLB and hit the STLB (4K)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_4K",
|
||||
"PublicDescription": "ITLB misses that hit STLB (4K).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x40",
|
||||
"BriefDescription": "Code misses that miss the DTLB and hit the STLB (2M)",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT_2M",
|
||||
"PublicDescription": "ITLB misses that hit STLB (2M).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xae",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x11",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L1+FB",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L1",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L1+FB.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x21",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L1+FB",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L1",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L1+FB.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x41",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L1 and FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x81",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L1 and FB.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L1",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x12",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L2",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L2.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x22",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L2",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L2",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L2.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x42",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x82",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L2",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x14",
|
||||
"BriefDescription": "Number of DTLB page walker hits in the L3 + XSNP",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_L3",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of DTLB page walker loads that hit in the L3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x24",
|
||||
"BriefDescription": "Number of ITLB page walker hits in the L3 + XSNP",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_L3",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of ITLB page walker loads that hit in the L3.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x44",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in the L3.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x84",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in the L2.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_L3",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x18",
|
||||
"BriefDescription": "Number of DTLB page walker hits in Memory",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.DTLB_MEMORY",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of DTLB page walker loads from memory.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x28",
|
||||
"BriefDescription": "Number of ITLB page walker hits in Memory",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.ITLB_MEMORY",
|
||||
"Errata": "HSD25",
|
||||
"PublicDescription": "Number of ITLB page walker loads from memory.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x48",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the DTLB that hit in memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_DTLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBC",
|
||||
"UMask": "0x88",
|
||||
"BriefDescription": "Counts the number of Extended Page Table walks from the ITLB that hit in memory.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "PAGE_WALKER_LOADS.EPT_ITLB_MEMORY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x1",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"PublicDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"UMask": "0x20",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"PublicDescription": "Count number of STLB flush attempts.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks in any TLB of any page size due to demand load misses.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Number of cache load STLB hits. No page walk.",
|
||||
"SampleAfterValue": "2000003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks due to store miss in any TLB levels of any page size (4K/2M/4M/1G).",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0xe",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"PublicDescription": "Completed page walks in ITLB of any page size.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"UMask": "0x60",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
|
||||
"Counter": "0,1,2,3",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"PublicDescription": "ITLB misses that hit STLB. No page walk.",
|
||||
"SampleAfterValue": "100003",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,151 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Counts number of X87 uops executed.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_COMP_OPS_EXE.X87",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of FP Computational Uops Executed this cycle. The number of FADD, FSUB, FCOM, FMULs, integer MULsand IMULs, FDIVs, FPREMs, FSQRTS, integer DIVs, and IDIVs. This event does not distinguish an FADD used in the middle of a transcendental flow from a s",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts number of SSE* or AVX-128 double precision FP scalar uops executed.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts 256-bit packed single-precision floating-point instructions.",
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_FP_256.PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "number of GSSE-256 Computational FP single precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts 256-bit packed double-precision floating-point instructions.",
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_FP_256.PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "number of AVX-256 Computational FP double precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of assists associated with 256-bit AVX store operations.",
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "OTHER_ASSISTS.AVX_STORE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1e",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,305 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Counts cycles the IDQ is empty.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MS by either DSB or MITE. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered at least one uops. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered at least one uops. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of uops delivered to IDQ from any path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Instruction cache, streaming buffer and victim cache misses",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ICACHE.IFETCH_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Count issue pipeline slots where no uop was delivered from the front end to the back end when there is no back-end stall.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled ",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "3",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"CounterMask": "2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DSB to MITE switches.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DSB2MITE_SWITCHES.COUNT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles DSB to MITE switches caused delay.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DSB Fill encountered > 3 DSB lines.",
|
||||
"EventCode": "0xAC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "DSB_FILL.EXCEED_DSB_LINES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,236 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split Store-address uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.LLC_MISS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of any page walk that had a miss in LLC.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only.",
|
||||
"PRECISE_STORE": "1",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 4.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Loads with latency value being above 4",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 8.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "50021",
|
||||
"BriefDescription": "Loads with latency value being above 8",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 16.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "20011",
|
||||
"BriefDescription": "Loads with latency value being above 16",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 32.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Loads with latency value being above 32",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 64.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "2003",
|
||||
"BriefDescription": "Loads with latency value being above 64",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 128.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "1009",
|
||||
"BriefDescription": "Loads with latency value being above 128",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 256.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "503",
|
||||
"BriefDescription": "Loads with latency value being above 256",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 512.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "101",
|
||||
"BriefDescription": "Loads with latency value being above 512",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x300400244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the LLC and the data returned from dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x300400091",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that miss the LLC and the data returned from dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3004003f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data returned from dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x300400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand code reads that miss the LLC and the data returned from dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x300400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x6004001b3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN_SOCKET.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts LLC replacements",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,44 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is not in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.",
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,180 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x88",
|
||||
"EventName": "DTLB_LOAD_MISSES.LARGE_PAGE_WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Page walk for a large page completed for Demand load.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles PMH is busy with this walk.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts load operations that missed 1st level DTLB but hit the 2nd level.",
|
||||
"EventCode": "0x5F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all ITLB levels that cause page walks.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycle PMH is busy with a walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of cache load STLB hits. No page walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks in ITLB due to STLB load misses for large pages.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "ITLB_MISSES.LARGE_PAGE_WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Completed page walks in ITLB due to STLB load misses for large pages",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Count number of STLB flush attempts.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x81",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all TLB levels that caused page walk completed of any size by demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x82",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycle PMH is busy with a walk due to demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x84",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load cycles page miss handler (PMH) is busy with this walk.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,151 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Counts number of X87 uops executed.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_COMP_OPS_EXE.X87",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of FP Computational Uops Executed this cycle. The number of FADD, FSUB, FCOM, FMULs, integer MULsand IMULs, FDIVs, FPREMs, FSQRTS, integer DIVs, and IDIVs. This event does not distinguish an FADD used in the middle of a transcendental flow from a s",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts number of SSE* or AVX-128 double precision FP scalar uops executed.",
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts 256-bit packed single-precision floating-point instructions.",
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_FP_256.PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "number of GSSE-256 Computational FP single precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts 256-bit packed double-precision floating-point instructions.",
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_FP_256.PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "number of AVX-256 Computational FP double precision uops issued this cycle",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of assists associated with 256-bit AVX store operations.",
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "OTHER_ASSISTS.AVX_STORE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of X87 FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to output values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of SIMD FP assists due to input values.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles with any input/output SSE* or FP assists.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1e",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,305 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Counts cycles the IDQ is empty.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MITE path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle. # of uops delivered to IDQ from DSB path. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by DSB. Set Cmask = 1 to count cycles. Add Edge=1 to count # of delivery.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ when MS_busy by MITE. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Increment each cycle # of uops delivered to IDQ from MS by either DSB or MITE. Set Cmask = 1 to count cycles.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles DSB is delivered at least one uops. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered four uops. Set Cmask = 4.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts cycles MITE is delivered at least one uops. Set Cmask = 1.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of uops delivered to IDQ from any path.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Misses. Includes UC accesses.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Instruction cache, streaming buffer and victim cache misses",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ICACHE.IFETCH_STALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles where a code-fetch stalled due to L1 instruction-cache miss or an iTLB miss",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Count issue pipeline slots where no uop was delivered from the front end to the back end when there is no back-end stall.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled ",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "3",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"CounterMask": "2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of DSB to MITE switches.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DSB2MITE_SWITCHES.COUNT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles DSB to MITE switches caused delay.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DSB Fill encountered > 3 DSB lines.",
|
||||
"EventCode": "0xAC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "DSB_FILL.EXCEED_DSB_LINES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,503 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split load uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Speculative cache-line split Store-address uops dispatched to L1D.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only.",
|
||||
"PRECISE_STORE": "1",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 4.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Loads with latency value being above 4",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 8.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "50021",
|
||||
"BriefDescription": "Loads with latency value being above 8",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 16.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "20011",
|
||||
"BriefDescription": "Loads with latency value being above 16",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 32.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Loads with latency value being above 32",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 64.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "2003",
|
||||
"BriefDescription": "Loads with latency value being above 64",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 128.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "1009",
|
||||
"BriefDescription": "Loads with latency value being above 128",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 256.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "503",
|
||||
"BriefDescription": "Loads with latency value being above 256",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"PublicDescription": "Loads with latency value being above 512.",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "101",
|
||||
"BriefDescription": "Loads with latency value being above 512",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc00244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f800244",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch code reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20091",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand & prefetch data reads that hits the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc203f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that hit the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x6004003f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f8203f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc003f7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_READS.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all data/code/rfo reads (demand & prefetch) that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67fc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc20002",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand data writes (RFOs) that miss the LLC and the data is found in M state in remote cache and forwarded from there.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20040",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to L2) code reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67fc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20200",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20080",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) data reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,44 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Unhalted core cycles when the thread is not in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles in which the L1D and L2 are locked, due to a UC lock or split lock.",
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,198 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x82",
|
||||
"EventName": "DTLB_LOAD_MISSES.DEMAND_LD_WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x84",
|
||||
"EventName": "DTLB_LOAD_MISSES.DEMAND_LD_WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load cycles page miss handler (PMH) is busy with this walk.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x88",
|
||||
"EventName": "DTLB_LOAD_MISSES.LARGE_PAGE_WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Page walk for a large page completed for Demand load.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Miss in all TLB levels causes a page walk that completes of any page size (4K/2M/4M/1G).",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycles PMH is busy with this walk.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts load operations that missed 1st level DTLB but hit the 2nd level.",
|
||||
"EventCode": "0x5F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all ITLB levels that cause page walks.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycle PMH is busy with a walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Number of cache load STLB hits. No page walk.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Completed page walks in ITLB due to STLB load misses for large pages.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "ITLB_MISSES.LARGE_PAGE_WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Completed page walks in ITLB due to STLB load misses for large pages",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Counts the number of ITLB flushes, includes 4k/2M/4M pages.",
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Count number of STLB flush attempts.",
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "STLB flush attempts",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all TLB levels that cause a page walk of any page size from demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x81",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes an page walk of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Misses in all TLB levels that caused page walk completed of any size by demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x82",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Demand load Miss in all translation lookaside buffer (TLB) levels causes a page walk that completes of any page size.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "Cycle PMH is busy with a walk due to demand loads.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x84",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Demand load cycles page miss handler (PMH) is busy with this walk.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,138 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "OTHER_ASSISTS.AVX_STORE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of GSSE memory assist for stores. GSSE microcode assist is being invoked whenever the hardware is unable to properly handle GSSE-256b operations.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "OTHER_ASSISTS.AVX_TO_SSE",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from AVX-256 to legacy SSE when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "OTHER_ASSISTS.SSE_TO_AVX",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of transitions from SSE to AVX-256 when penalty applicable.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.X87_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to output value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.X87_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of X87 assists due to input value.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_ASSIST.SIMD_OUTPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to Output values.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_ASSIST.SIMD_INPUT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Number of SIMD FP assists due to input values.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_COMP_OPS_EXE.X87",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of FP Computational Uops Executed this cycle. The number of FADD, FSUB, FCOM, FMULs, integer MULsand IMULs, FDIVs, FPREMs, FSQRTS, integer DIVs, and IDIVs. This event does not distinguish an FADD used in the middle of a transcendental flow from a s.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed double-precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar single-precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational packed single-precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of SSE* or AVX-128 FP Computational scalar double-precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_FP_256.PACKED_SINGLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of GSSE-256 Computational FP single precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x11",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_FP_256.PACKED_DOUBLE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of AVX-256 Computational FP double precision uops issued this cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1e",
|
||||
"EventName": "FP_ASSIST.ANY",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Cycles with any input/output SSE or FP assist.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,305 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of Instruction Cache, Streaming Buffer and Victim Cache Reads. both cacheable and noncacheable, including UC fetches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of instruction cache, streaming buffer and victim cache misses. Counting includes unchacheable accesses.",
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Instruction cache, streaming buffer and victim cache misses.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "IDQ.EMPTY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Instruction Decode Queue (IDQ) empty cycles.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "IDQ.MS_MITE_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles during which the microcode sequencer assisted the front-end in delivering uops. Microcode assists are used for complex instructions or scenarios that can't be handled by the standard decoder. Using other instructions, if possible, will usually improve performance. See the Intel? 64 and IA-32 Architectures Optimization Reference Manual for more information.",
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "IDQ.MS_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of uops not delivered to the back-end per cycle, per thread, when the back-end was not stalled. In the ideal case 4 uops can be delivered each cycle. The event counts the undelivered uops - so if 3 were delivered in one cycle, the counter would be incremented by 1 for that cycle (4 - 3). If the back-end is stalled, the count for this event is not incremented even when uops were not delivered, because the back-end would not have been able to accept them. This event is used in determining the front-end bound category of the top-down pipeline slots characterization.",
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops not delivered to Resource Allocation Table (RAT) per thread when backend of the machine is not stalled .",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_0_UOPS_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 4 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles per thread when 3 or more uops are not delivered to Resource Allocation Table (RAT) when backend of the machine is not stalled.",
|
||||
"CounterMask": "3",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DSB2MITE_SWITCHES.COUNT",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the cycles attributed to a switch from the Decoded Stream Buffer (DSB), which holds decoded instructions, to the legacy decode pipeline. It excludes cycles when the back-end cannot accept new micro-ops. The penalty for these switches is potentially several cycles of instruction starvation, where no micro-ops are delivered to the back-end.",
|
||||
"EventCode": "0xAB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB2MITE_SWITCHES.PENALTY_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Decode Stream Buffer (DSB)-to-MITE switch true penalty cycles.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DSB_FILL.OTHER_CANCEL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cases of cancelling valid DSB fill not because of exceeding way limit.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "DSB_FILL.EXCEED_DSB_LINES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when Decode Stream Buffer (DSB) fill encounter more than 3 Decode Stream Buffer (DSB) lines.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "IDQ.MITE_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "IDQ.DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "IDQ.MS_DSB_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_DSB_OCCUR",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequenser (MS) is busy.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_2_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 2 uops delivered by the front end.",
|
||||
"CounterMask": "2",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_LE_3_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles with less than 3 uops delivered by the front end.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_GE_1_UOP_DELIV.CORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when 1 or more uops were delivered to the by the front end.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering 4 Uops.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x18",
|
||||
"EventName": "IDQ.ALL_DSB_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles Decode Stream Buffer (DSB) is delivering any Uop.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_4_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering 4 Uops.",
|
||||
"CounterMask": "4",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x24",
|
||||
"EventName": "IDQ.ALL_MITE_CYCLES_ANY_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles MITE is delivering any Uop.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xa",
|
||||
"EventName": "DSB_FILL.ALL_CANCEL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cases of cancelling valid Decode Stream Buffer (DSB) fill not because of exceeding way limit.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x9C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IDQ_UOPS_NOT_DELIVERED.CYCLES_FE_WAS_OK",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts cycles FE delivered 4 uops or Resource Allocation Table (RAT) was stalling FE.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3c",
|
||||
"EventName": "IDQ.MITE_ALL_UOPS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Uops delivered to Instruction Decode Queue (IDQ) from MITE path.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x79",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "IDQ.MS_SWITCHES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Number of switches from DSB (Decode Stream Buffer) or MITE (legacy decode pipeline) to the Microcode Sequencer.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,422 @@
|
|||
[
|
||||
{
|
||||
"PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Memory Ordering Machine Clears can result from memory disambiguation, external snoops, or cross SMT-HW-thread snoop (stores) hitting load buffers. Machine clears can have a significant performance impact if they are happening frequently.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEMORY_ORDERING",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the number of machine clears due to memory order conflicts.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x4",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_4",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Loads with latency value being above 4 .",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x8",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_8",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "50021",
|
||||
"BriefDescription": "Loads with latency value being above 8.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x10",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_16",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "20011",
|
||||
"BriefDescription": "Loads with latency value being above 16.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x20",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_32",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Loads with latency value being above 32.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x40",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_64",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "2003",
|
||||
"BriefDescription": "Loads with latency value being above 64.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x80",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_128",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "1009",
|
||||
"BriefDescription": "Loads with latency value being above 128.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x100",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_256",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "503",
|
||||
"BriefDescription": "Loads with latency value being above 256.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"MSRValue": "0x200",
|
||||
"Counter": "3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_TRANS_RETIRED.LOAD_LATENCY_GT_512",
|
||||
"MSRIndex": "0x3F6",
|
||||
"SampleAfterValue": "101",
|
||||
"BriefDescription": "Loads with latency value being above 512.",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MEM_TRANS_RETIRED.PRECISE_STORE",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Sample stores and collect precise store operation via PEBS record. PMC3 only. (Precise Event - PEBS).",
|
||||
"PRECISE_STORE": "1",
|
||||
"TakenAlone": "1",
|
||||
"CounterHTOff": "3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MISALIGN_MEM_REF.LOADS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split load uops dispatched to L1 cache.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MISALIGN_MEM_REF.STORES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Speculative cache line split STA uops dispatched to L1 cache.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00004",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_CODE_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all demand code reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67fc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00001",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts demand data reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20040",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to L2) code reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67fc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote & local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from local dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x67f800010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data returned from remote dram",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x87f820010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC and the data forwarded from remote cache",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x107fc00010",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_L2_DATA_RD.LLC_MISS.REMOTE_HITM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to L2) data reads that miss the LLC the data is found in M state in remote cache and forwarded from there",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20200",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_CODE_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all prefetch (that bring data to LLC only) code reads that miss in the LLC",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3fffc20080",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_LLC_DATA_RD.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts prefetch (that bring data to LLC only) data reads that hit in the LLC and the snoops sent to sibling cores return clean response",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x600400077",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts all local dram accesses for all demand and L2 prefetches. LLC prefetches are excluded.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x3FFFC20077",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.ANY_RESPONSE",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "This event counts all LLC misses for all demand and L2 prefetches. LLC prefetches are excluded.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7, 0xBB",
|
||||
"MSRValue": "0x187FC20077",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"Offcore": "1",
|
||||
"EventName": "OFFCORE_RESPONSE.ALL_DEMAND_MLC_PREF_READS.LLC_MISS.REMOTE_HITM_HIT_FORWARD",
|
||||
"MSRIndex": "0x1a6,0x1a7",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "This event counts all remote cache-to-cache transfers (includes HITM and HIT-Forward) for all demand and L2 prefetches. LLC prefetches are excluded.",
|
||||
"CounterHTOff": "0,1,2,3"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,58 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x17",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INSTS_WRITTEN_TO_IQ.INSTS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Valid instructions written to IQ per cycle.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPL_CYCLES.RING0",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when the thread is in ring 0.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EdgeDetect": "1",
|
||||
"EventName": "CPL_CYCLES.RING0_TRANS",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Number of intervals between processor halts while thread is in ring 0.",
|
||||
"CounterMask": "1",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x5C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPL_CYCLES.RING123",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4E",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "HW_PRE_REQ.DL1_MISS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x63",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,149 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB.ITLB_FLUSH",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "Flushing of the Instruction TLB (ITLB) pages, includes 4k/2M/4M pages.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4F",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "EPT.WALK_CYCLES",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycle count for an Extended Page table walk. The Extended Page Directory cache is used by Virtual Machine operating systems while the guest operating systems use the standard TLB caches.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses at all ITLB levels that cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Misses in all ITLB levels that cause completed page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event count cycles when Page Miss Handler (PMH) is servicing page walks caused by ITLB misses.",
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ITLB_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "ITLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Operations that miss the first ITLB level but hit the second and do not cause any page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load misses in all DTLB levels that cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load misses at all DTLB levels that cause completed page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles when the page miss handler (PMH) is servicing page walks caused by DTLB load misses.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts load operations that miss the first DTLB level but hit the second and do not cause any page walks. The penalty in this case is approximately 7 cycles.",
|
||||
"EventCode": "0x08",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Load operations that miss the first DTLB level but hit the second and do not cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store misses in all DTLB levels that cause completed page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "DTLB_STORE_MISSES.WALK_DURATION",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles when PMH is busy with page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_STORE_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Store operations that miss the first TLB level but hit the second and do not cause page walks.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TLB_FLUSH.DTLB_THREAD",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "DTLB flush attempts of the thread-specific entries.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xBD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "TLB_FLUSH.STLB_ANY",
|
||||
"SampleAfterValue": "100007",
|
||||
"BriefDescription": "STLB flush attempts.",
|
||||
"CounterHTOff": "0,1,2,3,4,5,6,7"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,34 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "ICACHE.ACCESSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts all instruction fetches, including uncacheable fetches."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ICACHE.HIT",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts all instruction fetches that hit the instruction cache."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ICACHE.MISSES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE7",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MS_DECODED.MS_ENTRY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of times the MSROM starts a flow of uops."
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,435 @@
|
|||
[
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of branch instructions retired"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7e",
|
||||
"EventName": "BR_INST_RETIRED.JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of branch instructions retired that were conditional jumps."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfe",
|
||||
"EventName": "BR_INST_RETIRED.TAKEN_JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of branch instructions retired that were conditional jumps and predicted taken."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf9",
|
||||
"EventName": "BR_INST_RETIRED.CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of near CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfd",
|
||||
"EventName": "BR_INST_RETIRED.REL_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of near relative CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfb",
|
||||
"EventName": "BR_INST_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of near indirect CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf7",
|
||||
"EventName": "BR_INST_RETIRED.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of near RET branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xeb",
|
||||
"EventName": "BR_INST_RETIRED.NON_RETURN_IND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xbf",
|
||||
"EventName": "BR_INST_RETIRED.FAR_BRANCH",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of far branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "BR_MISP_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted branch instructions retired"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7e",
|
||||
"EventName": "BR_MISP_RETIRED.JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted branch instructions retired that were conditional jumps."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfe",
|
||||
"EventName": "BR_MISP_RETIRED.TAKEN_JCC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted branch instructions retired that were conditional jumps and predicted taken."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfb",
|
||||
"EventName": "BR_MISP_RETIRED.IND_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted near indirect CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf7",
|
||||
"EventName": "BR_MISP_RETIRED.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted near RET branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xeb",
|
||||
"EventName": "BR_MISP_RETIRED.NON_RETURN_IND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted branch instructions retired that were near indirect CALL or near indirect JMP."
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of micro-ops retired that were supplied from MSROM.",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.MS",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of micro-ops retired that are from the complex flows issued by the micro-sequencer (MS)."
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of micro-ops (uops) retired. The processor decodes complex macro instructions into a sequence of simpler uops. Most instructions are composed of one or two uops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists. ",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "UOPS_RETIRED.ALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of micro-ops retired"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of scalar SSE, AVX, AVX2, AVX-512 micro-ops retired (floating point, integer and store) except for loads (memory-to-register mov-type micro ops), division, sqrt.",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "UOPS_RETIRED.SCALAR_SIMD",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of scalar SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts scalar SSE, AVX, AVX2, AVX-512 micro-ops except for loads (memory-to-register mov-type micro ops), division, sqrt."
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of packed vector SSE, AVX, AVX2, and AVX-512 micro-ops retired (floating point, integer and store) except for loads (memory-to-register mov-type micro-ops), packed byte and word multiplies.",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "UOPS_RETIRED.PACKED_SIMD",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of vector SSE, AVX, AVX2, AVX-512 micro-ops retired. More specifically, it counts packed SSE, AVX, AVX2, AVX-512 micro-ops (both floating point and integer) except for loads (memory-to-register mov-type micro-ops), packed byte and word multiplies."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of times that the pipeline stalled due to FP operations needing assists.",
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MACHINE_CLEARS.FP_ASSIST",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of floating operations retired that required microcode assists"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "MACHINE_CLEARS.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts all nukes"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "NO_ALLOC_CYCLES.ROB_FULL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of core cycles when no micro-ops are allocated and the ROB is full"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of core cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "NO_ALLOC_CYCLES.MISPREDICTS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of core cycles when no micro-ops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "NO_ALLOC_CYCLES.RAT_STALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted. "
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of core cycles when no uops are allocated, the instruction queue is empty and the alloc pipe is stalled waiting for instructions to be fetched.",
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x90",
|
||||
"EventName": "NO_ALLOC_CYCLES.NOT_DELIVERED",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of core cycles when no micro-ops are allocated, the IQ is empty, and no other condition is blocking allocation."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCA",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "NO_ALLOC_CYCLES.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the total number of core cycles when no micro-ops are allocated for any reason."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RS_FULL_STALL.MEC",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1f",
|
||||
"EventName": "RS_FULL_STALL.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the total number of core cycles the Alloc pipeline is stalled when any one of the reservation stations is full. "
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the total number of instructions retired"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts cycles when the divider is busy. More specifically cycles when the divide unit is unable to accept a new divide uop because it is busy processing a previously dispatched uop. The cycles will be counted irrespective of whether or not another divide uop is waiting to enter the divide unit (from the RS). This event counts integer divides, x87 divides, divss, divsd, sqrtss, sqrtsd event and does not count vector divides.",
|
||||
"EventCode": "0xCD",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CYCLES_DIV_BUSY.ALL",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Cycles the number of core cycles when divider is busy. Does not imply a stall waiting for the divider. "
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of instructions that retire. For instructions that consist of multiple micro-ops, this event counts exactly once, as the last micro-op of the instruction retires. The event continues counting while instructions retire, including during interrupt service routines caused by hardware interrupts, faults or traps.",
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Fixed Counter: Counts the number of instructions retired"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD_P",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of unhalted core clock cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Counts the number of unhalted reference clock cycles"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter\r\n",
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 2",
|
||||
"UMask": "0x2",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Fixed Counter: Counts the number of unhalted core clock cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x00",
|
||||
"Counter": "Fixed counter 3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_TSC",
|
||||
"SampleAfterValue": "2000003",
|
||||
"BriefDescription": "Fixed Counter: Counts the number of unhalted reference clock cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEARS.ALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BACLEARS.RETURN",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end."
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BACLEARS.COND",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RECYCLEQ.LD_BLOCK_ST_FORWARD",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of occurences a retired load gets blocked because its address partially overlaps with a store ",
|
||||
"Data_LA": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RECYCLEQ.LD_BLOCK_STD_NOTREADY",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of occurences a retired load gets blocked because its address overlaps with a store whose data is not ready"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts the number of retired store that experienced a cache line boundary split(Precise Event). Note that each spilt should be counted only once.",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RECYCLEQ.ST_SPLITS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of occurences a retired store that is a cache line split. Each split should be counted only once."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RECYCLEQ.LD_SPLITS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of occurences a retired load that is a cache line split. Each split should be counted only once.",
|
||||
"Data_LA": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x10",
|
||||
"EventName": "RECYCLEQ.LOCK",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts all the retired locked loads. It does not include stores because we would double count if we count stores"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x20",
|
||||
"EventName": "RECYCLEQ.STA_FULL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x40",
|
||||
"EventName": "RECYCLEQ.ANY_LD",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts any retired load that was pushed into the recycle queue for any reason."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x03",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x80",
|
||||
"EventName": "RECYCLEQ.ANY_ST",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts any retired store that was pushed into the recycle queue for any reason."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xf9",
|
||||
"EventName": "BR_MISP_RETIRED.CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted near CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xfd",
|
||||
"EventName": "BR_MISP_RETIRED.REL_CALL",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted near relative CALL branch instructions retired."
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0xbf",
|
||||
"EventName": "BR_MISP_RETIRED.FAR_BRANCH",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of mispredicted far branch instructions retired."
|
||||
}
|
||||
]
|
|
@ -0,0 +1,65 @@
|
|||
[
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0x04",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x8",
|
||||
"EventName": "MEM_UOPS_RETIRED.DTLB_MISS_LOADS",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the number of load micro-ops retired that cause a DTLB miss",
|
||||
"Data_LA": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.D_SIDE_WALKS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the total D-side page walks that are completed or started. The page walks started in the speculative path will also be counted",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PAGE_WALKS.D_SIDE_CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the total number of core cycles for all the D-side page walks. The cycles for page walks started in speculative path will also be included."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "PAGE_WALKS.I_SIDE_WALKS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the total I-side page walks that are completed.",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts every cycle when an I-side (walks due to an instruction fetch) page walk is in progress. ",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x2",
|
||||
"EventName": "PAGE_WALKS.I_SIDE_CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the total number of core cycles for all the I-side page walks. The cycles for page walks started in speculative path will also be included."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "PAGE_WALKS.WALKS",
|
||||
"SampleAfterValue": "100003",
|
||||
"BriefDescription": "Counts the total page walks that are completed (I-side and D-side)",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"PublicDescription": "This event counts every cycle when a data (D) page walk or instruction (I) page walk is in progress.",
|
||||
"EventCode": "0x05",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x3",
|
||||
"EventName": "PAGE_WALKS.CYCLES",
|
||||
"SampleAfterValue": "200003",
|
||||
"BriefDescription": "Counts the total number of core cycles for all the page walks. The cycles for page walks started in speculative path will also be included."
|
||||
}
|
||||
]
|
|
@ -0,0 +1,35 @@
|
|||
Family-model,Version,Filename,EventType
|
||||
GenuineIntel-6-56,v5,broadwellde,core
|
||||
GenuineIntel-6-3D,v17,broadwell,core
|
||||
GenuineIntel-6-47,v17,broadwell,core
|
||||
GenuineIntel-6-4F,v10,broadwellx,core
|
||||
GenuineIntel-6-1C,v4,bonnell,core
|
||||
GenuineIntel-6-26,v4,bonnell,core
|
||||
GenuineIntel-6-27,v4,bonnell,core
|
||||
GenuineIntel-6-36,v4,bonnell,core
|
||||
GenuineIntel-6-35,v4,bonnell,core
|
||||
GenuineIntel-6-5C,v8,goldmont,core
|
||||
GenuineIntel-6-3C,v24,haswell,core
|
||||
GenuineIntel-6-45,v24,haswell,core
|
||||
GenuineIntel-6-46,v24,haswell,core
|
||||
GenuineIntel-6-3F,v17,haswellx,core
|
||||
GenuineIntel-6-3A,v18,ivybridge,core
|
||||
GenuineIntel-6-3E,v19,ivytown,core
|
||||
GenuineIntel-6-2D,v20,jaketown,core
|
||||
GenuineIntel-6-57,v9,knightslanding,core
|
||||
GenuineIntel-6-1E,v2,nehalemep,core
|
||||
GenuineIntel-6-1F,v2,nehalemep,core
|
||||
GenuineIntel-6-1A,v2,nehalemep,core
|
||||
GenuineIntel-6-2E,v2,nehalemex,core
|
||||
GenuineIntel-6-4E,v24,skylake,core
|
||||
GenuineIntel-6-5E,v24,skylake,core
|
||||
GenuineIntel-6-8E,v24,skylake,core
|
||||
GenuineIntel-6-9E,v24,skylake,core
|
||||
GenuineIntel-6-37,v13,silvermont,core
|
||||
GenuineIntel-6-4D,v13,silvermont,core
|
||||
GenuineIntel-6-4C,v13,silvermont,core
|
||||
GenuineIntel-6-2A,v15,sandybridge,core
|
||||
GenuineIntel-6-2C,v2,westmereep-dp,core
|
||||
GenuineIntel-6-2C,v2,westmereep-dp,core
|
||||
GenuineIntel-6-25,v2,westmereep-sp,core
|
||||
GenuineIntel-6-2F,v2,westmereex,core
|
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,229 @@
|
|||
[
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_ASSIST.ALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating point assists (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.INPUT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.OUTPUT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_COMP_OPS_EXE.MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "MMX Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE* FP double precision Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE and SSE2 FP Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE FP packed Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE FP scalar Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE* FP single precision Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE2 integer Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_COMP_OPS_EXE.X87",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Computational floating-point operations executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "FP_MMX_TRANS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All Floating Point to and from MMX transitions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_MMX_TRANS.TO_FP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Transitions from MMX to Floating Point instructions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_MMX_TRANS.TO_MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Transitions from Floating Point to MMX instructions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SIMD_INT_128.PACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer pack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "SIMD_INT_128.PACKED_ARITH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer arithmetic operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_INT_128.PACKED_LOGICAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer logical operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_INT_128.PACKED_MPY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer multiply operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_INT_128.PACKED_SHIFT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer shift operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "SIMD_INT_128.SHUFFLE_MOVE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer shuffle/move operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_INT_128.UNPACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer unpack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SIMD_INT_64.PACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit pack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "SIMD_INT_64.PACKED_ARITH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit arithmetic operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_INT_64.PACKED_LOGICAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit logical operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_INT_64.PACKED_MPY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit packed multiply operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_INT_64.PACKED_SHIFT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit shift operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "SIMD_INT_64.SHUFFLE_MOVE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit shuffle/move operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_INT_64.UNPACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit unpack operations"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,26 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACRO_INSTS.DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACRO_INSTS.FUSIONS_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Macro-fused instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x19",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TWO_UOP_INSTS_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Two Uop instructions decoded"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,739 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF811",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF844",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x60FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF8FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x40FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x20FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF822",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF808",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF877",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore request = all data, response = any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF833",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore request = all data, response = any LLC miss",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads, RFO's and prefetches statisfied by the local DRAM.",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads, RFO's and prefetches statisfied by the remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF803",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF801",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF804",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF802",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6080",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF880",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2080",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF830",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF810",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF840",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF820",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF870",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,210 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xE8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BPU_CLEARS.EARLY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Early Branch Prediciton Unit clears"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BPU_CLEARS.LATE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Late Branch Prediction Unit clears"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BPU_MISSED_CALL_RET",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Branch prediction unit missed call or return"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ES_REG_RENAMES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ES segment renames"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IO_TRANSACTIONS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "I/O transactions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "L1I.CYCLES_STALLED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "L1I.HITS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch hits"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "L1I.MISSES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "L1I.READS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I Instruction fetches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x82",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LARGE_ITLB.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Large ITLB hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "LOAD_DISPATCH.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All loads dispatched"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "LOAD_DISPATCH.MOB",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched from the MOB"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOAD_DISPATCH.RS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched that bypass the MOB"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "LOAD_DISPATCH.RS_DELAYED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched from stage 305"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PARTIAL_ADDRESS_ALIAS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "False dependencies due to partial address aliasing"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf",
|
||||
"EventName": "RAT_STALLS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All RAT stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RAT_STALLS.FLAGS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Flag stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RAT_STALLS.REGISTERS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Partial register stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RAT_STALLS.ROB_READ_PORT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ROB read port stalls cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RAT_STALLS.SCOREBOARD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Scoreboard stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "SB_DRAIN.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All Store buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SEG_RENAME_STALLS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Segment rename stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SNOOP_RESPONSE.HIT",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HIT to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SNOOP_RESPONSE.HITE",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HITE to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SNOOP_RESPONSE.HITM",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HITM to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SQ_FULL_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Super Queue full stall cycles"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,881 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ARITH.CYCLES_DIV_BUSY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles the divider is busy"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ARITH.DIV",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Divide Operations executed",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ARITH.MUL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Multiply operations executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BACLEAR.BAD_TARGET",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "BACLEAR asserted with bad target address"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEAR.CLEAR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "BACLEAR asserted, regardless of cause "
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEAR_FORCE_IQ",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instruction queue forced BACLEAR"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Branch instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "BR_INST_EXEC.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Branch instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_EXEC.COND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Conditional branch instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_EXEC.DIRECT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Unconditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BR_INST_EXEC.DIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Unconditional call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BR_INST_EXEC.INDIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_EXEC.INDIRECT_NON_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "BR_INST_EXEC.NEAR_CALLS",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "BR_INST_EXEC.NON_CALLS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_INST_EXEC.RETURN_NEAR",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect return branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BR_INST_EXEC.TAKEN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Taken branches executed"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired branch instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_RETIRED.CONDITIONAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired conditional branch instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Retired near call instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "BR_MISP_EXEC.ANY",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_MISP_EXEC.COND",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted conditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_MISP_EXEC.DIRECT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted unconditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BR_MISP_EXEC.DIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BR_MISP_EXEC.INDIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted indirect call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_MISP_EXEC.INDIRECT_NON_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted indirect non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "BR_MISP_EXEC.NEAR_CALLS",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "BR_MISP_EXEC.NON_CALLS",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_MISP_EXEC.RETURN_NEAR",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted return branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BR_MISP_EXEC.TAKEN",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted taken branches executed"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_MISP_RETIRED.NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted near retired calls (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Reference cycles when thread is not halted (fixed counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_P",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 2",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when thread is not halted (fixed counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when thread is not halted (programmable counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total CPU cycles",
|
||||
"CounterMask": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf",
|
||||
"EventName": "ILD_STALL.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Any Instruction Length Decoder stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ILD_STALL.IQ_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instruction Queue full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ILD_STALL.LCP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Length Change Prefix stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ILD_STALL.MRU",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stall cycles due to BPU MRU bypass"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "ILD_STALL.REGEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Regen stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x18",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_DECODED.DEC0",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions that must be decoded by decoder 0"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x1E",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_QUEUE_WRITE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles instructions are written to the instruction queue"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x17",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_QUEUE_WRITES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions written to instruction queue."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired (fixed counter)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired (Programmable counter and Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "INST_RETIRED.MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired MMX instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "INST_RETIRED.X87",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired floating-point operations (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOAD_HIT_PRE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Load operations conflicting with software prefetches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD.ACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when uops were delivered by the LSD",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA8",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD.INACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no uops were delivered by the LSD",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x20",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD_OVERFLOW",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loops that can't stream from the instruction queue"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACHINE_CLEARS.CYCLES",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Cycles machine clear asserted"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEM_ORDER",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Execution pipeline restart due to Memory ordering conflicts"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Self-Modifying Code detected"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RESOURCE_STALLS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Resource related stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "RESOURCE_STALLS.FPCW",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "FPU control word write stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RESOURCE_STALLS.LOAD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Load buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "RESOURCE_STALLS.MXCSR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "MXCSR rename stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "RESOURCE_STALLS.OTHER",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Other Resource related stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "RESOURCE_STALLS.ROB_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ROB full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RESOURCE_STALLS.RS_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Reservation Station full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RESOURCE_STALLS.STORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Store buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SSEX_UOPS_RETIRED.PACKED_DOUBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Packed-Double Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SSEX_UOPS_RETIRED.PACKED_SINGLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Packed-Single Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SSEX_UOPS_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Scalar-Double Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SSEX_UOPS_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Scalar-Single Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SSEX_UOPS_RETIRED.VECTOR_INTEGER",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Vector Integer Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xDB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOP_UNFUSION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uop unfusions due to FP exceptions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "UOPS_DECODED.ESP_FOLDING",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stack pointer instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "UOPS_DECODED.ESP_SYNC",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stack pointer sync operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_DECODED.MS_CYCLES_ACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops decoded by Microcode Sequencer",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_DECODED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops are decoded",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops executed on any port (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops executed on ports 0-4 (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_COUNT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on any port (core count)",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on ports 0-4 (core count)",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on any port (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on ports 0-4 (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_EXECUTED.PORT0",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 0"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "UOPS_EXECUTED.PORT015",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued on ports 0, 1 or 5"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "UOPS_EXECUTED.PORT015_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on ports 0, 1 or 5",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_EXECUTED.PORT1",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT2_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 2 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT234_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued on ports 2, 3 or 4"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT3_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 3 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT4_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 4 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "UOPS_EXECUTED.PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 5"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_ISSUED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_ISSUED.CORE_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops were issued on any thread",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_ISSUED.CYCLES_ALL_THREADS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops were issued on either thread",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_ISSUED.FUSED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Fused Uops issued"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_ISSUED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops were issued",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.ACTIVE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops are being retired",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "UOPS_RETIRED.MACRO_FUSED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Macro-fused Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_RETIRED.RETIRE_SLOTS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retirement slots used (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops are not retiring (Precise Event)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles using precise uop retired event (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xC0",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.TOTAL_CYCLES_PS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,109 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_LOAD_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_LOAD_MISSES.PDE_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load miss caused by low part of address"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "DTLB second level hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load miss page walks complete"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB first level misses but second level hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB miss page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_FLUSH",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ITLB flushes"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "ITLB_MISS_RETIRED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired instructions that missed the ITLB (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB miss"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB miss page walks"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired loads that miss the DTLB (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_STORE_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired stores that miss the DTLB (Precise Event)"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
@ -0,0 +1,229 @@
|
|||
[
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_ASSIST.ALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating point assists (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_ASSIST.INPUT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating poiint assists for invalid input value (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xF7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_ASSIST.OUTPUT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "X87 Floating point assists for invalid output value (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_COMP_OPS_EXE.MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "MMX Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_DOUBLE_PRECISION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE* FP double precision Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE and SSE2 FP Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP_PACKED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE FP packed Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_FP_SCALAR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE FP scalar Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE_SINGLE_PRECISION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE* FP single precision Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "FP_COMP_OPS_EXE.SSE2_INTEGER",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "SSE2 integer Uops"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x10",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_COMP_OPS_EXE.X87",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Computational floating-point operations executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "FP_MMX_TRANS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All Floating Point to and from MMX transitions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "FP_MMX_TRANS.TO_FP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Transitions from MMX to Floating Point instructions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xCC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "FP_MMX_TRANS.TO_MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Transitions from Floating Point to MMX instructions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SIMD_INT_128.PACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer pack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "SIMD_INT_128.PACKED_ARITH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer arithmetic operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_INT_128.PACKED_LOGICAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer logical operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_INT_128.PACKED_MPY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer multiply operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_INT_128.PACKED_SHIFT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer shift operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "SIMD_INT_128.SHUFFLE_MOVE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer shuffle/move operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x12",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_INT_128.UNPACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "128 bit SIMD integer unpack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SIMD_INT_64.PACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit pack operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "SIMD_INT_64.PACKED_ARITH",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit arithmetic operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SIMD_INT_64.PACKED_LOGICAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit logical operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SIMD_INT_64.PACKED_MPY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit packed multiply operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SIMD_INT_64.PACKED_SHIFT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit shift operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "SIMD_INT_64.SHUFFLE_MOVE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit shuffle/move operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xFD",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SIMD_INT_64.UNPACK",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD integer 64 bit unpack operations"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,26 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xD0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACRO_INSTS.DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACRO_INSTS.FUSIONS_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Macro-fused instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x19",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "TWO_UOP_INSTS_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Two Uop instructions decoded"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,739 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF811",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2011",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF844",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2044",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x60FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF8FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x40FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x20FF",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_REQUEST.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF822",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2022",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.ANY_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF808",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2008",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.COREWB.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore writebacks to a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF877",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2077",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore code or data read requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore request = all data, response = any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF833",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore request = all data, response = any LLC miss",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads, RFO's and prefetches statisfied by the local DRAM.",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2033",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DATA_IN.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore data reads, RFO's and prefetches statisfied by the remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF803",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2003",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF801",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2001",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_DATA_RD.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF804",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2004",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF802",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2002",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.DEMAND_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore demand RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6080",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF880",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2080",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.OTHER.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore other requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF830",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2030",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF810",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2010",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_DATA_RD.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch data reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF840",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2040",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_IFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch code reads satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF820",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2020",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PF_RFO.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch RFO requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x6070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by any DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0xF870",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.ANY_LLC_MISS",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests that missed the LLC",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x4070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.LOCAL_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by the local DRAM",
|
||||
"Offcore": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB7",
|
||||
"MSRValue": "0x2070",
|
||||
"Counter": "2",
|
||||
"UMask": "0x1",
|
||||
"EventName": "OFFCORE_RESPONSE.PREFETCH.REMOTE_DRAM",
|
||||
"MSRIndex": "0x1A6",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Offcore prefetch requests satisfied by a remote DRAM",
|
||||
"Offcore": "1"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,210 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0xE8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BPU_CLEARS.EARLY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Early Branch Prediciton Unit clears"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BPU_CLEARS.LATE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Late Branch Prediction Unit clears"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BPU_MISSED_CALL_RET",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Branch prediction unit missed call or return"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ES_REG_RENAMES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ES segment renames"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x6C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "IO_TRANSACTIONS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "I/O transactions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "L1I.CYCLES_STALLED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "L1I.HITS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch hits"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "L1I.MISSES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I instruction fetch misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x80",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3",
|
||||
"EventName": "L1I.READS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "L1I Instruction fetches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x82",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LARGE_ITLB.HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Large ITLB hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "LOAD_DISPATCH.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All loads dispatched"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "LOAD_DISPATCH.MOB",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched from the MOB"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOAD_DISPATCH.RS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched that bypass the MOB"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x13",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "LOAD_DISPATCH.RS_DELAYED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loads dispatched from stage 305"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "PARTIAL_ADDRESS_ALIAS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "False dependencies due to partial address aliasing"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf",
|
||||
"EventName": "RAT_STALLS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "All RAT stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RAT_STALLS.FLAGS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Flag stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RAT_STALLS.REGISTERS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Partial register stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RAT_STALLS.ROB_READ_PORT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ROB read port stalls cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RAT_STALLS.SCOREBOARD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Scoreboard stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "SB_DRAIN.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All Store buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SEG_RENAME_STALLS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Segment rename stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SNOOP_RESPONSE.HIT",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HIT to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SNOOP_RESPONSE.HITE",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HITE to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SNOOP_RESPONSE.HITM",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Thread responded HITM to snoop"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xF6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SQ_FULL_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Super Queue full stall cycles"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,881 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ARITH.CYCLES_DIV_BUSY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles the divider is busy"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ARITH.DIV",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Divide Operations executed",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x14",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ARITH.MUL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Multiply operations executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BACLEAR.BAD_TARGET",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "BACLEAR asserted with bad target address"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE6",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEAR.CLEAR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "BACLEAR asserted, regardless of cause "
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BACLEAR_FORCE_IQ",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instruction queue forced BACLEAR"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_DECODED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Branch instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "BR_INST_EXEC.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Branch instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_EXEC.COND",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Conditional branch instructions executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_EXEC.DIRECT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Unconditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BR_INST_EXEC.DIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Unconditional call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BR_INST_EXEC.INDIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_EXEC.INDIRECT_NON_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "BR_INST_EXEC.NEAR_CALLS",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "BR_INST_EXEC.NON_CALLS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "All non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_INST_EXEC.RETURN_NEAR",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Indirect return branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x88",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BR_INST_EXEC.TAKEN",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Taken branches executed"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_INST_RETIRED.ALL_BRANCHES",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired branch instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_INST_RETIRED.CONDITIONAL",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired conditional branch instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC4",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_INST_RETIRED.NEAR_CALL",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Retired near call instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7f",
|
||||
"EventName": "BR_MISP_EXEC.ANY",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "BR_MISP_EXEC.COND",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted conditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_MISP_EXEC.DIRECT",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted unconditional branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "BR_MISP_EXEC.DIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "BR_MISP_EXEC.INDIRECT_NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted indirect call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "BR_MISP_EXEC.INDIRECT_NON_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted indirect non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x30",
|
||||
"EventName": "BR_MISP_EXEC.NEAR_CALLS",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x7",
|
||||
"EventName": "BR_MISP_EXEC.NON_CALLS",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted non call branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "BR_MISP_EXEC.RETURN_NEAR",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted return branches executed"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x89",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "BR_MISP_EXEC.TAKEN",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Mispredicted taken branches executed"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC5",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "BR_MISP_RETIRED.NEAR_CALL",
|
||||
"SampleAfterValue": "2000",
|
||||
"BriefDescription": "Mispredicted near retired calls (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Reference cycles when thread is not halted (fixed counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "CPU_CLK_UNHALTED.REF_P",
|
||||
"SampleAfterValue": "100000",
|
||||
"BriefDescription": "Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 2",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when thread is not halted (fixed counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.THREAD_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when thread is not halted (programmable counter)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x3C",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x0",
|
||||
"EventName": "CPU_CLK_UNHALTED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total CPU cycles",
|
||||
"CounterMask": "2"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0xf",
|
||||
"EventName": "ILD_STALL.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Any Instruction Length Decoder stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "ILD_STALL.IQ_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instruction Queue full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ILD_STALL.LCP",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Length Change Prefix stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ILD_STALL.MRU",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stall cycles due to BPU MRU bypass"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x87",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "ILD_STALL.REGEN",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Regen stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x18",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_DECODED.DEC0",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions that must be decoded by decoder 0"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x1E",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_QUEUE_WRITE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles instructions are written to the instruction queue"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x17",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_QUEUE_WRITES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions written to instruction queue."
|
||||
},
|
||||
{
|
||||
"EventCode": "0x0",
|
||||
"Counter": "Fixed counter 1",
|
||||
"UMask": "0x0",
|
||||
"EventName": "INST_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired (fixed counter)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.ANY_P",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Instructions retired (Programmable counter and Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "INST_RETIRED.MMX",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired MMX instructions (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC0",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "INST_RETIRED.X87",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retired floating-point operations (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x4C",
|
||||
"Counter": "0,1",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LOAD_HIT_PRE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Load operations conflicting with software prefetches"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD.ACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles when uops were delivered by the LSD",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA8",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD.INACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no uops were delivered by the LSD",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x20",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "LSD_OVERFLOW",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Loops that can't stream from the instruction queue"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MACHINE_CLEARS.CYCLES",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Cycles machine clear asserted"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "MACHINE_CLEARS.MEM_ORDER",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Execution pipeline restart due to Memory ordering conflicts"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xC3",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "MACHINE_CLEARS.SMC",
|
||||
"SampleAfterValue": "20000",
|
||||
"BriefDescription": "Self-Modifying Code detected"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "RESOURCE_STALLS.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Resource related stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "RESOURCE_STALLS.FPCW",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "FPU control word write stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "RESOURCE_STALLS.LOAD",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Load buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "RESOURCE_STALLS.MXCSR",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "MXCSR rename stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "RESOURCE_STALLS.OTHER",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Other Resource related stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "RESOURCE_STALLS.ROB_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ROB full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "RESOURCE_STALLS.RS_FULL",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Reservation Station full stall cycles"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xA2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "RESOURCE_STALLS.STORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Store buffer stall cycles"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "SSEX_UOPS_RETIRED.PACKED_DOUBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Packed-Double Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "SSEX_UOPS_RETIRED.PACKED_SINGLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Packed-Single Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "SSEX_UOPS_RETIRED.SCALAR_DOUBLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Scalar-Double Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "SSEX_UOPS_RETIRED.SCALAR_SINGLE",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Scalar-Single Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC7",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "SSEX_UOPS_RETIRED.VECTOR_INTEGER",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "SIMD Vector Integer Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xDB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOP_UNFUSION",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uop unfusions due to FP exceptions"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "UOPS_DECODED.ESP_FOLDING",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stack pointer instructions decoded"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"EventName": "UOPS_DECODED.ESP_SYNC",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Stack pointer sync operations"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_DECODED.MS_CYCLES_ACTIVE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops decoded by Microcode Sequencer",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xD1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_DECODED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops are decoded",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops executed on any port (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops executed on ports 0-4 (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_COUNT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on any port (core count)",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on ports 0-4 (core count)",
|
||||
"CounterMask": "1",
|
||||
"EdgeDetect": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x3f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on any port (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1f",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on ports 0-4 (core count)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_EXECUTED.PORT0",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 0"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "UOPS_EXECUTED.PORT015",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued on ports 0, 1 or 5"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x40",
|
||||
"EventName": "UOPS_EXECUTED.PORT015_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops issued on ports 0, 1 or 5",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_EXECUTED.PORT1",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT2_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 2 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT234_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued on ports 2, 3 or 4"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x8",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT3_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 3 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_EXECUTED.PORT4_CORE",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 4 (core count)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xB1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "UOPS_EXECUTED.PORT5",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops executed on port 5"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_ISSUED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops issued"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_ISSUED.CORE_STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops were issued on any thread",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"AnyThread": "1",
|
||||
"EventName": "UOPS_ISSUED.CYCLES_ALL_THREADS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops were issued on either thread",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_ISSUED.FUSED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Fused Uops issued"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xE",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_ISSUED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles no Uops were issued",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.ACTIVE_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops are being retired",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.ANY",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x4",
|
||||
"EventName": "UOPS_RETIRED.MACRO_FUSED",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Macro-fused Uops retired (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "UOPS_RETIRED.RETIRE_SLOTS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Retirement slots used (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.STALL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Cycles Uops are not retiring (Precise Event)",
|
||||
"CounterMask": "1"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC2",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "UOPS_RETIRED.TOTAL_CYCLES",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles using precise uop retired event (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
},
|
||||
{
|
||||
"PEBS": "2",
|
||||
"EventCode": "0xC0",
|
||||
"Invert": "1",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "INST_RETIRED.TOTAL_CYCLES_PS",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "Total cycles (Precise Event)",
|
||||
"CounterMask": "16"
|
||||
}
|
||||
]
|
|
@ -0,0 +1,109 @@
|
|||
[
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_LOAD_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "DTLB_LOAD_MISSES.PDE_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load miss caused by low part of address"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_LOAD_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "DTLB second level hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB load miss page walks complete"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "DTLB_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB misses"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x10",
|
||||
"EventName": "DTLB_MISSES.STLB_HIT",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB first level misses but second level hit"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x49",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "DTLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "DTLB miss page walks"
|
||||
},
|
||||
{
|
||||
"EventCode": "0xAE",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_FLUSH",
|
||||
"SampleAfterValue": "2000000",
|
||||
"BriefDescription": "ITLB flushes"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC8",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x20",
|
||||
"EventName": "ITLB_MISS_RETIRED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired instructions that missed the ITLB (Precise Event)"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "ITLB_MISSES.ANY",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB miss"
|
||||
},
|
||||
{
|
||||
"EventCode": "0x85",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x2",
|
||||
"EventName": "ITLB_MISSES.WALK_COMPLETED",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "ITLB miss page walks"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xCB",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x80",
|
||||
"EventName": "MEM_LOAD_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired loads that miss the DTLB (Precise Event)"
|
||||
},
|
||||
{
|
||||
"PEBS": "1",
|
||||
"EventCode": "0xC",
|
||||
"Counter": "0,1,2,3",
|
||||
"UMask": "0x1",
|
||||
"EventName": "MEM_STORE_RETIRED.DTLB_MISS",
|
||||
"SampleAfterValue": "200000",
|
||||
"BriefDescription": "Retired stores that miss the DTLB (Precise Event)"
|
||||
}
|
||||
]
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
Некоторые файлы не были показаны из-за слишком большого количества измененных файлов Показать больше
Загрузка…
Ссылка в новой задаче