clocksource/drivers: Rename CLOCKSOURCE_OF_DECLARE to TIMER_OF_DECLARE
The CLOCKSOURCE_OF_DECLARE macro is used widely for the timers to declare the clocksource at early stage. However, this macro is also used to initialize the clockevent if any, or the clockevent only. It was originally suggested to declare another macro to initialize a clockevent, so in order to separate the two entities even they belong to the same IP. This was not accepted because of the impact on the DT where splitting a clocksource/clockevent definition does not make sense as it is a Linux concept not a hardware description. On the other side, the clocksource has not interrupt declared while the clockevent has, so it is easy from the driver to know if the description is for a clockevent or a clocksource, IOW it could be implemented at the driver level. So instead of dealing with a named clocksource macro, let's use a more generic one: TIMER_OF_DECLARE. The patch has not functional changes. Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Acked-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Neil Armstrong <narmstrong@baylibre.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Matthias Brugger <matthias.bgg@gmail.com> Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
This commit is contained in:
Родитель
8e0931022e
Коммит
1727339590
|
@ -403,7 +403,7 @@ out:
|
||||||
WARN(err, "twd_local_timer_of_register failed (%d)\n", err);
|
WARN(err, "twd_local_timer_of_register failed (%d)\n", err);
|
||||||
return err;
|
return err;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(arm_twd_a9, "arm,cortex-a9-twd-timer", twd_local_timer_of_register);
|
TIMER_OF_DECLARE(arm_twd_a9, "arm,cortex-a9-twd-timer", twd_local_timer_of_register);
|
||||||
CLOCKSOURCE_OF_DECLARE(arm_twd_a5, "arm,cortex-a5-twd-timer", twd_local_timer_of_register);
|
TIMER_OF_DECLARE(arm_twd_a5, "arm,cortex-a5-twd-timer", twd_local_timer_of_register);
|
||||||
CLOCKSOURCE_OF_DECLARE(arm_twd_11mp, "arm,arm11mp-twd-timer", twd_local_timer_of_register);
|
TIMER_OF_DECLARE(arm_twd_11mp, "arm,arm11mp-twd-timer", twd_local_timer_of_register);
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -333,5 +333,5 @@ static int __init xilinx_timer_init(struct device_node *timer)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(xilinx_timer, "xlnx,xps-timer-1.00.a",
|
TIMER_OF_DECLARE(xilinx_timer, "xlnx,xps-timer-1.00.a",
|
||||||
xilinx_timer_init);
|
xilinx_timer_init);
|
||||||
|
|
|
@ -152,4 +152,4 @@ static int __init ralink_systick_init(struct device_node *np)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(systick, "ralink,cevt-systick", ralink_systick_init);
|
TIMER_OF_DECLARE(systick, "ralink,cevt-systick", ralink_systick_init);
|
||||||
|
|
|
@ -353,4 +353,4 @@ void __init time_init(void)
|
||||||
clocksource_probe();
|
clocksource_probe();
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(nios2_timer, ALTR_TIMER_COMPATIBLE, nios2_time_init);
|
TIMER_OF_DECLARE(nios2_timer, ALTR_TIMER_COMPATIBLE, nios2_time_init);
|
||||||
|
|
|
@ -99,7 +99,7 @@ static int __init arc_cs_setup_gfrc(struct device_node *node)
|
||||||
|
|
||||||
return clocksource_register_hz(&arc_counter_gfrc, arc_timer_freq);
|
return clocksource_register_hz(&arc_counter_gfrc, arc_timer_freq);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(arc_gfrc, "snps,archs-timer-gfrc", arc_cs_setup_gfrc);
|
TIMER_OF_DECLARE(arc_gfrc, "snps,archs-timer-gfrc", arc_cs_setup_gfrc);
|
||||||
|
|
||||||
#define AUX_RTC_CTRL 0x103
|
#define AUX_RTC_CTRL 0x103
|
||||||
#define AUX_RTC_LOW 0x104
|
#define AUX_RTC_LOW 0x104
|
||||||
|
@ -158,7 +158,7 @@ static int __init arc_cs_setup_rtc(struct device_node *node)
|
||||||
|
|
||||||
return clocksource_register_hz(&arc_counter_rtc, arc_timer_freq);
|
return clocksource_register_hz(&arc_counter_rtc, arc_timer_freq);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(arc_rtc, "snps,archs-timer-rtc", arc_cs_setup_rtc);
|
TIMER_OF_DECLARE(arc_rtc, "snps,archs-timer-rtc", arc_cs_setup_rtc);
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
|
@ -333,4 +333,4 @@ static int __init arc_of_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(arc_clkevt, "snps,arc-timer", arc_of_timer_init);
|
TIMER_OF_DECLARE(arc_clkevt, "snps,arc-timer", arc_of_timer_init);
|
||||||
|
|
|
@ -1194,8 +1194,8 @@ static int __init arch_timer_of_init(struct device_node *np)
|
||||||
|
|
||||||
return arch_timer_common_init();
|
return arch_timer_common_init();
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(armv7_arch_timer, "arm,armv7-timer", arch_timer_of_init);
|
TIMER_OF_DECLARE(armv7_arch_timer, "arm,armv7-timer", arch_timer_of_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(armv8_arch_timer, "arm,armv8-timer", arch_timer_of_init);
|
TIMER_OF_DECLARE(armv8_arch_timer, "arm,armv8-timer", arch_timer_of_init);
|
||||||
|
|
||||||
static u32 __init
|
static u32 __init
|
||||||
arch_timer_mem_frame_get_cntfrq(struct arch_timer_mem_frame *frame)
|
arch_timer_mem_frame_get_cntfrq(struct arch_timer_mem_frame *frame)
|
||||||
|
@ -1382,7 +1382,7 @@ out:
|
||||||
kfree(timer_mem);
|
kfree(timer_mem);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(armv7_arch_timer_mem, "arm,armv7-timer-mem",
|
TIMER_OF_DECLARE(armv7_arch_timer_mem, "arm,armv7-timer-mem",
|
||||||
arch_timer_mem_of_init);
|
arch_timer_mem_of_init);
|
||||||
|
|
||||||
#ifdef CONFIG_ACPI_GTDT
|
#ifdef CONFIG_ACPI_GTDT
|
||||||
|
|
|
@ -339,5 +339,5 @@ out_unmap:
|
||||||
}
|
}
|
||||||
|
|
||||||
/* Only tested on r2p2 and r3p0 */
|
/* Only tested on r2p2 and r3p0 */
|
||||||
CLOCKSOURCE_OF_DECLARE(arm_gt, "arm,cortex-a9-global-timer",
|
TIMER_OF_DECLARE(arm_gt, "arm,cortex-a9-global-timer",
|
||||||
global_timer_of_register);
|
global_timer_of_register);
|
||||||
|
|
|
@ -82,5 +82,5 @@ out_unmap:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(arm_systick, "arm,armv7m-systick",
|
TIMER_OF_DECLARE(arm_systick, "arm,armv7m-systick",
|
||||||
system_timer_of_register);
|
system_timer_of_register);
|
||||||
|
|
|
@ -238,5 +238,5 @@ static int __init asm9260_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(asm9260_timer, "alphascale,asm9260-timer",
|
TIMER_OF_DECLARE(asm9260_timer, "alphascale,asm9260-timer",
|
||||||
asm9260_timer_init);
|
asm9260_timer_init);
|
||||||
|
|
|
@ -148,5 +148,5 @@ err_iounmap:
|
||||||
iounmap(base);
|
iounmap(base);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(bcm2835, "brcm,bcm2835-system-timer",
|
TIMER_OF_DECLARE(bcm2835, "brcm,bcm2835-system-timer",
|
||||||
bcm2835_timer_init);
|
bcm2835_timer_init);
|
||||||
|
|
|
@ -198,9 +198,9 @@ static int __init kona_timer_init(struct device_node *node)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(brcm_kona, "brcm,kona-timer", kona_timer_init);
|
TIMER_OF_DECLARE(brcm_kona, "brcm,kona-timer", kona_timer_init);
|
||||||
/*
|
/*
|
||||||
* bcm,kona-timer is deprecated by brcm,kona-timer
|
* bcm,kona-timer is deprecated by brcm,kona-timer
|
||||||
* being kept here for driver compatibility
|
* being kept here for driver compatibility
|
||||||
*/
|
*/
|
||||||
CLOCKSOURCE_OF_DECLARE(bcm_kona, "bcm,kona-timer", kona_timer_init);
|
TIMER_OF_DECLARE(bcm_kona, "bcm,kona-timer", kona_timer_init);
|
||||||
|
|
|
@ -539,4 +539,4 @@ static int __init ttc_timer_init(struct device_node *timer)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(ttc, "cdns,ttc", ttc_timer_init);
|
TIMER_OF_DECLARE(ttc, "cdns,ttc", ttc_timer_init);
|
||||||
|
|
|
@ -86,5 +86,5 @@ static int __init clksrc_dbx500_prcmu_init(struct device_node *node)
|
||||||
#endif
|
#endif
|
||||||
return clocksource_register_hz(&clocksource_dbx500_prcmu, RATE_32K);
|
return clocksource_register_hz(&clocksource_dbx500_prcmu, RATE_32K);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(dbx500_prcmu, "stericsson,db8500-prcmu-timer-4",
|
TIMER_OF_DECLARE(dbx500_prcmu, "stericsson,db8500-prcmu-timer-4",
|
||||||
clksrc_dbx500_prcmu_init);
|
clksrc_dbx500_prcmu_init);
|
||||||
|
|
|
@ -132,4 +132,4 @@ static int __init st_clksrc_of_register(struct device_node *np)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(ddata, "st,stih407-lpc", st_clksrc_of_register);
|
TIMER_OF_DECLARE(ddata, "st,stih407-lpc", st_clksrc_of_register);
|
||||||
|
|
|
@ -119,5 +119,5 @@ static int __init clps711x_timer_init(struct device_node *np)
|
||||||
return -EINVAL;
|
return -EINVAL;
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(clps711x, "cirrus,ep7209-timer", clps711x_timer_init);
|
TIMER_OF_DECLARE(clps711x, "cirrus,ep7209-timer", clps711x_timer_init);
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -167,7 +167,7 @@ static int __init dw_apb_timer_init(struct device_node *timer)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(pc3x2_timer, "picochip,pc3x2-timer", dw_apb_timer_init);
|
TIMER_OF_DECLARE(pc3x2_timer, "picochip,pc3x2-timer", dw_apb_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(apb_timer_osc, "snps,dw-apb-timer-osc", dw_apb_timer_init);
|
TIMER_OF_DECLARE(apb_timer_osc, "snps,dw-apb-timer-osc", dw_apb_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(apb_timer_sp, "snps,dw-apb-timer-sp", dw_apb_timer_init);
|
TIMER_OF_DECLARE(apb_timer_sp, "snps,dw-apb-timer-sp", dw_apb_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(apb_timer, "snps,dw-apb-timer", dw_apb_timer_init);
|
TIMER_OF_DECLARE(apb_timer, "snps,dw-apb-timer", dw_apb_timer_init);
|
||||||
|
|
|
@ -610,5 +610,5 @@ static int __init mct_init_ppi(struct device_node *np)
|
||||||
{
|
{
|
||||||
return mct_init_dt(np, MCT_INT_PPI);
|
return mct_init_dt(np, MCT_INT_PPI);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(exynos4210, "samsung,exynos4210-mct", mct_init_spi);
|
TIMER_OF_DECLARE(exynos4210, "samsung,exynos4210-mct", mct_init_spi);
|
||||||
CLOCKSOURCE_OF_DECLARE(exynos4412, "samsung,exynos4412-mct", mct_init_ppi);
|
TIMER_OF_DECLARE(exynos4412, "samsung,exynos4412-mct", mct_init_ppi);
|
||||||
|
|
|
@ -369,4 +369,4 @@ err:
|
||||||
kfree(priv);
|
kfree(priv);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(flextimer, "fsl,ftm-timer", ftm_timer_init);
|
TIMER_OF_DECLARE(flextimer, "fsl,ftm-timer", ftm_timer_init);
|
||||||
|
|
|
@ -187,5 +187,5 @@ free_clk:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(h8300_16bit, "renesas,16bit-timer",
|
TIMER_OF_DECLARE(h8300_16bit, "renesas,16bit-timer",
|
||||||
h8300_16timer_init);
|
h8300_16timer_init);
|
||||||
|
|
|
@ -207,4 +207,4 @@ free_clk:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(h8300_8bit, "renesas,8bit-timer", h8300_8timer_init);
|
TIMER_OF_DECLARE(h8300_8bit, "renesas,8bit-timer", h8300_8timer_init);
|
||||||
|
|
|
@ -154,4 +154,4 @@ free_clk:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(h8300_tpu, "renesas,tpu", h8300_tpu_init);
|
TIMER_OF_DECLARE(h8300_tpu, "renesas,tpu", h8300_tpu_init);
|
||||||
|
|
|
@ -246,4 +246,4 @@ static int __init jcore_pit_init(struct device_node *node)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(jcore_pit, "jcore,pit", jcore_pit_init);
|
TIMER_OF_DECLARE(jcore_pit, "jcore,pit", jcore_pit_init);
|
||||||
|
|
|
@ -174,5 +174,5 @@ static int __init meson6_timer_init(struct device_node *node)
|
||||||
1, 0xfffe);
|
1, 0xfffe);
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(meson6, "amlogic,meson6-timer",
|
TIMER_OF_DECLARE(meson6, "amlogic,meson6-timer",
|
||||||
meson6_timer_init);
|
meson6_timer_init);
|
||||||
|
|
|
@ -200,5 +200,5 @@ static int __init gic_clocksource_of_init(struct device_node *node)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(mips_gic_timer, "mti,gic-timer",
|
TIMER_OF_DECLARE(mips_gic_timer, "mti,gic-timer",
|
||||||
gic_clocksource_of_init);
|
gic_clocksource_of_init);
|
||||||
|
|
|
@ -274,4 +274,4 @@ static int __init mps2_timer_init(struct device_node *np)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(mps2_timer, "arm,mps2-timer", mps2_timer_init);
|
TIMER_OF_DECLARE(mps2_timer, "arm,mps2-timer", mps2_timer_init);
|
||||||
|
|
|
@ -265,4 +265,4 @@ err_kzalloc:
|
||||||
|
|
||||||
return -EINVAL;
|
return -EINVAL;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(mtk_mt6577, "mediatek,mt6577-timer", mtk_timer_init);
|
TIMER_OF_DECLARE(mtk_mt6577, "mediatek,mt6577-timer", mtk_timer_init);
|
||||||
|
|
|
@ -293,4 +293,4 @@ static int __init mxs_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return setup_irq(irq, &mxs_timer_irq);
|
return setup_irq(irq, &mxs_timer_irq);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(mxs, "fsl,timrot", mxs_timer_init);
|
TIMER_OF_DECLARE(mxs, "fsl,timrot", mxs_timer_init);
|
||||||
|
|
|
@ -284,5 +284,5 @@ static int __init nmdk_timer_of_init(struct device_node *node)
|
||||||
|
|
||||||
return nmdk_timer_init(base, irq, pclk, clk);
|
return nmdk_timer_init(base, irq, pclk, clk);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(nomadik_mtu, "st,nomadik-mtu",
|
TIMER_OF_DECLARE(nomadik_mtu, "st,nomadik-mtu",
|
||||||
nmdk_timer_of_init);
|
nmdk_timer_of_init);
|
||||||
|
|
|
@ -216,7 +216,7 @@ static int __init pxa_timer_dt_init(struct device_node *np)
|
||||||
|
|
||||||
return pxa_timer_common_init(irq, clk_get_rate(clk));
|
return pxa_timer_common_init(irq, clk_get_rate(clk));
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(pxa_timer, "marvell,pxa-timer", pxa_timer_dt_init);
|
TIMER_OF_DECLARE(pxa_timer, "marvell,pxa-timer", pxa_timer_dt_init);
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Legacy timer init for non device-tree boards.
|
* Legacy timer init for non device-tree boards.
|
||||||
|
|
|
@ -254,5 +254,5 @@ static int __init msm_dt_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return msm_timer_init(freq, 32, irq, !!percpu_offset);
|
return msm_timer_init(freq, 32, irq, !!percpu_offset);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(kpss_timer, "qcom,kpss-timer", msm_dt_timer_init);
|
TIMER_OF_DECLARE(kpss_timer, "qcom,kpss-timer", msm_dt_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(scss_timer, "qcom,scss-timer", msm_dt_timer_init);
|
TIMER_OF_DECLARE(scss_timer, "qcom,scss-timer", msm_dt_timer_init);
|
||||||
|
|
|
@ -262,4 +262,4 @@ err:
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(ostm, "renesas,ostm", ostm_init);
|
TIMER_OF_DECLARE(ostm, "renesas,ostm", ostm_init);
|
||||||
|
|
|
@ -303,5 +303,5 @@ static int __init rk_timer_init(struct device_node *np)
|
||||||
return -EINVAL;
|
return -EINVAL;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(rk3288_timer, "rockchip,rk3288-timer", rk_timer_init);
|
TIMER_OF_DECLARE(rk3288_timer, "rockchip,rk3288-timer", rk_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(rk3399_timer, "rockchip,rk3399-timer", rk_timer_init);
|
TIMER_OF_DECLARE(rk3399_timer, "rockchip,rk3399-timer", rk_timer_init);
|
||||||
|
|
|
@ -466,7 +466,7 @@ static int __init s3c2410_pwm_clocksource_init(struct device_node *np)
|
||||||
{
|
{
|
||||||
return samsung_pwm_alloc(np, &s3c24xx_variant);
|
return samsung_pwm_alloc(np, &s3c24xx_variant);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(s3c2410_pwm, "samsung,s3c2410-pwm", s3c2410_pwm_clocksource_init);
|
TIMER_OF_DECLARE(s3c2410_pwm, "samsung,s3c2410-pwm", s3c2410_pwm_clocksource_init);
|
||||||
|
|
||||||
static const struct samsung_pwm_variant s3c64xx_variant = {
|
static const struct samsung_pwm_variant s3c64xx_variant = {
|
||||||
.bits = 32,
|
.bits = 32,
|
||||||
|
@ -479,7 +479,7 @@ static int __init s3c64xx_pwm_clocksource_init(struct device_node *np)
|
||||||
{
|
{
|
||||||
return samsung_pwm_alloc(np, &s3c64xx_variant);
|
return samsung_pwm_alloc(np, &s3c64xx_variant);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(s3c6400_pwm, "samsung,s3c6400-pwm", s3c64xx_pwm_clocksource_init);
|
TIMER_OF_DECLARE(s3c6400_pwm, "samsung,s3c6400-pwm", s3c64xx_pwm_clocksource_init);
|
||||||
|
|
||||||
static const struct samsung_pwm_variant s5p64x0_variant = {
|
static const struct samsung_pwm_variant s5p64x0_variant = {
|
||||||
.bits = 32,
|
.bits = 32,
|
||||||
|
@ -492,7 +492,7 @@ static int __init s5p64x0_pwm_clocksource_init(struct device_node *np)
|
||||||
{
|
{
|
||||||
return samsung_pwm_alloc(np, &s5p64x0_variant);
|
return samsung_pwm_alloc(np, &s5p64x0_variant);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(s5p6440_pwm, "samsung,s5p6440-pwm", s5p64x0_pwm_clocksource_init);
|
TIMER_OF_DECLARE(s5p6440_pwm, "samsung,s5p6440-pwm", s5p64x0_pwm_clocksource_init);
|
||||||
|
|
||||||
static const struct samsung_pwm_variant s5p_variant = {
|
static const struct samsung_pwm_variant s5p_variant = {
|
||||||
.bits = 32,
|
.bits = 32,
|
||||||
|
@ -505,5 +505,5 @@ static int __init s5p_pwm_clocksource_init(struct device_node *np)
|
||||||
{
|
{
|
||||||
return samsung_pwm_alloc(np, &s5p_variant);
|
return samsung_pwm_alloc(np, &s5p_variant);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(s5pc100_pwm, "samsung,s5pc100-pwm", s5p_pwm_clocksource_init);
|
TIMER_OF_DECLARE(s5pc100_pwm, "samsung,s5pc100-pwm", s5p_pwm_clocksource_init);
|
||||||
#endif
|
#endif
|
||||||
|
|
|
@ -233,5 +233,5 @@ static int __init sun4i_timer_init(struct device_node *node)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(sun4i, "allwinner,sun4i-a10-timer",
|
TIMER_OF_DECLARE(sun4i, "allwinner,sun4i-a10-timer",
|
||||||
sun4i_timer_init);
|
sun4i_timer_init);
|
||||||
|
|
|
@ -53,4 +53,4 @@ static int __init tango_clocksource_init(struct device_node *np)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(tango, "sigma,tick-counter", tango_clocksource_init);
|
TIMER_OF_DECLARE(tango, "sigma,tick-counter", tango_clocksource_init);
|
||||||
|
|
|
@ -237,7 +237,7 @@ static int __init tegra20_init_timer(struct device_node *np)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(tegra20_timer, "nvidia,tegra20-timer", tegra20_init_timer);
|
TIMER_OF_DECLARE(tegra20_timer, "nvidia,tegra20-timer", tegra20_init_timer);
|
||||||
|
|
||||||
static int __init tegra20_init_rtc(struct device_node *np)
|
static int __init tegra20_init_rtc(struct device_node *np)
|
||||||
{
|
{
|
||||||
|
@ -261,4 +261,4 @@ static int __init tegra20_init_rtc(struct device_node *np)
|
||||||
|
|
||||||
return register_persistent_clock(NULL, tegra_read_persistent_clock64);
|
return register_persistent_clock(NULL, tegra_read_persistent_clock64);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(tegra20_rtc, "nvidia,tegra20-rtc", tegra20_init_rtc);
|
TIMER_OF_DECLARE(tegra20_rtc, "nvidia,tegra20-rtc", tegra20_init_rtc);
|
||||||
|
|
|
@ -351,7 +351,7 @@ static int __init armada_xp_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return armada_370_xp_timer_common_init(np);
|
return armada_370_xp_timer_common_init(np);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(armada_xp, "marvell,armada-xp-timer",
|
TIMER_OF_DECLARE(armada_xp, "marvell,armada-xp-timer",
|
||||||
armada_xp_timer_init);
|
armada_xp_timer_init);
|
||||||
|
|
||||||
static int __init armada_375_timer_init(struct device_node *np)
|
static int __init armada_375_timer_init(struct device_node *np)
|
||||||
|
@ -389,7 +389,7 @@ static int __init armada_375_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return armada_370_xp_timer_common_init(np);
|
return armada_370_xp_timer_common_init(np);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(armada_375, "marvell,armada-375-timer",
|
TIMER_OF_DECLARE(armada_375, "marvell,armada-375-timer",
|
||||||
armada_375_timer_init);
|
armada_375_timer_init);
|
||||||
|
|
||||||
static int __init armada_370_timer_init(struct device_node *np)
|
static int __init armada_370_timer_init(struct device_node *np)
|
||||||
|
@ -412,5 +412,5 @@ static int __init armada_370_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return armada_370_xp_timer_common_init(np);
|
return armada_370_xp_timer_common_init(np);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(armada_370, "marvell,armada-370-timer",
|
TIMER_OF_DECLARE(armada_370, "marvell,armada-370-timer",
|
||||||
armada_370_timer_init);
|
armada_370_timer_init);
|
||||||
|
|
|
@ -283,5 +283,5 @@ static int __init efm32_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(efm32compat, "efm32,timer", efm32_timer_init);
|
TIMER_OF_DECLARE(efm32compat, "efm32,timer", efm32_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(efm32, "energymicro,efm32-timer", efm32_timer_init);
|
TIMER_OF_DECLARE(efm32, "energymicro,efm32-timer", efm32_timer_init);
|
||||||
|
|
|
@ -311,4 +311,4 @@ static int __init lpc32xx_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(lpc32xx_timer, "nxp,lpc3220-timer", lpc32xx_timer_init);
|
TIMER_OF_DECLARE(lpc32xx_timer, "nxp,lpc3220-timer", lpc32xx_timer_init);
|
||||||
|
|
|
@ -189,4 +189,4 @@ static int __init orion_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(orion_timer, "marvell,orion-timer", orion_timer_init);
|
TIMER_OF_DECLARE(orion_timer, "marvell,orion-timer", orion_timer_init);
|
||||||
|
|
|
@ -214,5 +214,5 @@ static int __init pistachio_clksrc_of_init(struct device_node *node)
|
||||||
sched_clock_register(pistachio_read_sched_clock, 32, rate);
|
sched_clock_register(pistachio_read_sched_clock, 32, rate);
|
||||||
return clocksource_register_hz(&pcs_gpt.cs, rate);
|
return clocksource_register_hz(&pcs_gpt.cs, rate);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(pistachio_gptimer, "img,pistachio-gptimer",
|
TIMER_OF_DECLARE(pistachio_gptimer, "img,pistachio-gptimer",
|
||||||
pistachio_clksrc_of_init);
|
pistachio_clksrc_of_init);
|
||||||
|
|
|
@ -283,4 +283,4 @@ static int __init sirfsoc_of_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return sirfsoc_atlas7_timer_init(np);
|
return sirfsoc_atlas7_timer_init(np);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(sirfsoc_atlas7_timer, "sirf,atlas7-tick", sirfsoc_of_timer_init);
|
TIMER_OF_DECLARE(sirfsoc_atlas7_timer, "sirf,atlas7-tick", sirfsoc_of_timer_init);
|
||||||
|
|
|
@ -255,5 +255,5 @@ static int __init at91sam926x_pit_dt_init(struct device_node *node)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(at91sam926x_pit, "atmel,at91sam9260-pit",
|
TIMER_OF_DECLARE(at91sam926x_pit, "atmel,at91sam9260-pit",
|
||||||
at91sam926x_pit_dt_init);
|
at91sam926x_pit_dt_init);
|
||||||
|
|
|
@ -260,5 +260,5 @@ static int __init atmel_st_timer_init(struct device_node *node)
|
||||||
/* register clocksource */
|
/* register clocksource */
|
||||||
return clocksource_register_hz(&clk32k, sclk_rate);
|
return clocksource_register_hz(&clk32k, sclk_rate);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(atmel_st_timer, "atmel,at91rm9200-st",
|
TIMER_OF_DECLARE(atmel_st_timer, "atmel,at91rm9200-st",
|
||||||
atmel_st_timer_init);
|
atmel_st_timer_init);
|
||||||
|
|
|
@ -203,5 +203,5 @@ static int __init digicolor_timer_init(struct device_node *node)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(conexant_digicolor, "cnxt,cx92755-timer",
|
TIMER_OF_DECLARE(conexant_digicolor, "cnxt,cx92755-timer",
|
||||||
digicolor_timer_init);
|
digicolor_timer_init);
|
||||||
|
|
|
@ -364,8 +364,8 @@ static __init int fttmr010_timer_init(struct device_node *np)
|
||||||
return fttmr010_common_init(np, false);
|
return fttmr010_common_init(np, false);
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(fttmr010, "faraday,fttmr010", fttmr010_timer_init);
|
TIMER_OF_DECLARE(fttmr010, "faraday,fttmr010", fttmr010_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(gemini, "cortina,gemini-timer", fttmr010_timer_init);
|
TIMER_OF_DECLARE(gemini, "cortina,gemini-timer", fttmr010_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(moxart, "moxa,moxart-timer", fttmr010_timer_init);
|
TIMER_OF_DECLARE(moxart, "moxa,moxart-timer", fttmr010_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(ast2400, "aspeed,ast2400-timer", aspeed_timer_init);
|
TIMER_OF_DECLARE(ast2400, "aspeed,ast2400-timer", aspeed_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(ast2500, "aspeed,ast2500-timer", aspeed_timer_init);
|
TIMER_OF_DECLARE(ast2500, "aspeed,ast2500-timer", aspeed_timer_init);
|
||||||
|
|
|
@ -545,15 +545,15 @@ static int __init imx6dl_timer_init_dt(struct device_node *np)
|
||||||
return mxc_timer_init_dt(np, GPT_TYPE_IMX6DL);
|
return mxc_timer_init_dt(np, GPT_TYPE_IMX6DL);
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(imx1_timer, "fsl,imx1-gpt", imx1_timer_init_dt);
|
TIMER_OF_DECLARE(imx1_timer, "fsl,imx1-gpt", imx1_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx21_timer, "fsl,imx21-gpt", imx21_timer_init_dt);
|
TIMER_OF_DECLARE(imx21_timer, "fsl,imx21-gpt", imx21_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx27_timer, "fsl,imx27-gpt", imx21_timer_init_dt);
|
TIMER_OF_DECLARE(imx27_timer, "fsl,imx27-gpt", imx21_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx31_timer, "fsl,imx31-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx31_timer, "fsl,imx31-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx25_timer, "fsl,imx25-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx25_timer, "fsl,imx25-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx50_timer, "fsl,imx50-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx50_timer, "fsl,imx50-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx51_timer, "fsl,imx51-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx51_timer, "fsl,imx51-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx53_timer, "fsl,imx53-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx53_timer, "fsl,imx53-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx6q_timer, "fsl,imx6q-gpt", imx31_timer_init_dt);
|
TIMER_OF_DECLARE(imx6q_timer, "fsl,imx6q-gpt", imx31_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx6dl_timer, "fsl,imx6dl-gpt", imx6dl_timer_init_dt);
|
TIMER_OF_DECLARE(imx6dl_timer, "fsl,imx6dl-gpt", imx6dl_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx6sl_timer, "fsl,imx6sl-gpt", imx6dl_timer_init_dt);
|
TIMER_OF_DECLARE(imx6sl_timer, "fsl,imx6sl-gpt", imx6dl_timer_init_dt);
|
||||||
CLOCKSOURCE_OF_DECLARE(imx6sx_timer, "fsl,imx6sx-gpt", imx6dl_timer_init_dt);
|
TIMER_OF_DECLARE(imx6sx_timer, "fsl,imx6sx-gpt", imx6dl_timer_init_dt);
|
||||||
|
|
|
@ -232,5 +232,5 @@ static int __init integrator_ap_timer_init_of(struct device_node *node)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(integrator_ap_timer, "arm,integrator-timer",
|
TIMER_OF_DECLARE(integrator_ap_timer, "arm,integrator-timer",
|
||||||
integrator_ap_timer_init_of);
|
integrator_ap_timer_init_of);
|
||||||
|
|
|
@ -226,5 +226,5 @@ err:
|
||||||
return error;
|
return error;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(keystone_timer, "ti,keystone-timer",
|
TIMER_OF_DECLARE(keystone_timer, "ti,keystone-timer",
|
||||||
keystone_timer_init);
|
keystone_timer_init);
|
||||||
|
|
|
@ -110,9 +110,9 @@ static int __init nps_setup_clocksource(struct device_node *node)
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(ezchip_nps400_clksrc, "ezchip,nps400-timer",
|
TIMER_OF_DECLARE(ezchip_nps400_clksrc, "ezchip,nps400-timer",
|
||||||
nps_setup_clocksource);
|
nps_setup_clocksource);
|
||||||
CLOCKSOURCE_OF_DECLARE(ezchip_nps400_clk_src, "ezchip,nps400-timer1",
|
TIMER_OF_DECLARE(ezchip_nps400_clk_src, "ezchip,nps400-timer1",
|
||||||
nps_setup_clocksource);
|
nps_setup_clocksource);
|
||||||
|
|
||||||
#ifdef CONFIG_EZNPS_MTM_EXT
|
#ifdef CONFIG_EZNPS_MTM_EXT
|
||||||
|
@ -279,6 +279,6 @@ static int __init nps_setup_clockevent(struct device_node *node)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(ezchip_nps400_clk_evt, "ezchip,nps400-timer0",
|
TIMER_OF_DECLARE(ezchip_nps400_clk_evt, "ezchip,nps400-timer0",
|
||||||
nps_setup_clockevent);
|
nps_setup_clockevent);
|
||||||
#endif /* CONFIG_EZNPS_MTM_EXT */
|
#endif /* CONFIG_EZNPS_MTM_EXT */
|
||||||
|
|
|
@ -293,7 +293,7 @@ err_alloc:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(ox810se_rps,
|
TIMER_OF_DECLARE(ox810se_rps,
|
||||||
"oxsemi,ox810se-rps-timer", oxnas_rps_timer_init);
|
"oxsemi,ox810se-rps-timer", oxnas_rps_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(ox820_rps,
|
TIMER_OF_DECLARE(ox820_rps,
|
||||||
"oxsemi,ox820se-rps-timer", oxnas_rps_timer_init);
|
"oxsemi,ox820se-rps-timer", oxnas_rps_timer_init);
|
||||||
|
|
|
@ -245,5 +245,5 @@ static int __init sirfsoc_prima2_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(sirfsoc_prima2_timer,
|
TIMER_OF_DECLARE(sirfsoc_prima2_timer,
|
||||||
"sirf,prima2-tick", sirfsoc_prima2_timer_init);
|
"sirf,prima2-tick", sirfsoc_prima2_timer_init);
|
||||||
|
|
|
@ -287,7 +287,7 @@ err:
|
||||||
iounmap(base);
|
iounmap(base);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(sp804, "arm,sp804", sp804_of_init);
|
TIMER_OF_DECLARE(sp804, "arm,sp804", sp804_of_init);
|
||||||
|
|
||||||
static int __init integrator_cp_of_init(struct device_node *np)
|
static int __init integrator_cp_of_init(struct device_node *np)
|
||||||
{
|
{
|
||||||
|
@ -335,4 +335,4 @@ err:
|
||||||
iounmap(base);
|
iounmap(base);
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(intcp, "arm,integrator-cp-timer", integrator_cp_of_init);
|
TIMER_OF_DECLARE(intcp, "arm,integrator-cp-timer", integrator_cp_of_init);
|
||||||
|
|
|
@ -187,4 +187,4 @@ err_clk_get:
|
||||||
return ret;
|
return ret;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(stm32, "st,stm32-timer", stm32_clockevent_init);
|
TIMER_OF_DECLARE(stm32, "st,stm32-timer", stm32_clockevent_init);
|
||||||
|
|
|
@ -358,7 +358,7 @@ static int __init sun5i_timer_init(struct device_node *node)
|
||||||
|
|
||||||
return sun5i_setup_clockevent(node, timer_base, clk, irq);
|
return sun5i_setup_clockevent(node, timer_base, clk, irq);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(sun5i_a13, "allwinner,sun5i-a13-hstimer",
|
TIMER_OF_DECLARE(sun5i_a13, "allwinner,sun5i-a13-hstimer",
|
||||||
sun5i_timer_init);
|
sun5i_timer_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(sun7i_a20, "allwinner,sun7i-a20-hstimer",
|
TIMER_OF_DECLARE(sun7i_a20, "allwinner,sun7i-a20-hstimer",
|
||||||
sun5i_timer_init);
|
sun5i_timer_init);
|
||||||
|
|
|
@ -124,5 +124,5 @@ static int __init ti_32k_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(ti_32k_timer, "ti,omap-counter32k",
|
TIMER_OF_DECLARE(ti_32k_timer, "ti,omap-counter32k",
|
||||||
ti_32k_timer_init);
|
ti_32k_timer_init);
|
||||||
|
|
|
@ -458,5 +458,5 @@ static int __init u300_timer_init_of(struct device_node *np)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(u300_timer, "stericsson,u300-apptimer",
|
TIMER_OF_DECLARE(u300_timer, "stericsson,u300-apptimer",
|
||||||
u300_timer_init_of);
|
u300_timer_init_of);
|
||||||
|
|
|
@ -38,7 +38,7 @@ static int __init versatile_sched_clock_init(struct device_node *node)
|
||||||
|
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(vexpress, "arm,vexpress-sysreg",
|
TIMER_OF_DECLARE(vexpress, "arm,vexpress-sysreg",
|
||||||
versatile_sched_clock_init);
|
versatile_sched_clock_init);
|
||||||
CLOCKSOURCE_OF_DECLARE(versatile, "arm,versatile-sysreg",
|
TIMER_OF_DECLARE(versatile, "arm,versatile-sysreg",
|
||||||
versatile_sched_clock_init);
|
versatile_sched_clock_init);
|
||||||
|
|
|
@ -201,4 +201,4 @@ static int __init pit_timer_init(struct device_node *np)
|
||||||
|
|
||||||
return pit_clockevent_init(clk_rate, irq);
|
return pit_clockevent_init(clk_rate, irq);
|
||||||
}
|
}
|
||||||
CLOCKSOURCE_OF_DECLARE(vf610, "fsl,vf610-pit", pit_timer_init);
|
TIMER_OF_DECLARE(vf610, "fsl,vf610-pit", pit_timer_init);
|
||||||
|
|
|
@ -165,4 +165,4 @@ static int __init vt8500_timer_init(struct device_node *np)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(vt8500, "via,vt8500-timer", vt8500_timer_init);
|
TIMER_OF_DECLARE(vt8500, "via,vt8500-timer", vt8500_timer_init);
|
||||||
|
|
|
@ -215,4 +215,4 @@ static int __init zevio_timer_init(struct device_node *node)
|
||||||
return zevio_timer_add(node);
|
return zevio_timer_add(node);
|
||||||
}
|
}
|
||||||
|
|
||||||
CLOCKSOURCE_OF_DECLARE(zevio_timer, "lsi,zevio-timer", zevio_timer_init);
|
TIMER_OF_DECLARE(zevio_timer, "lsi,zevio-timer", zevio_timer_init);
|
||||||
|
|
|
@ -249,7 +249,7 @@ extern int clocksource_mmio_init(void __iomem *, const char *,
|
||||||
|
|
||||||
extern int clocksource_i8253_init(void);
|
extern int clocksource_i8253_init(void);
|
||||||
|
|
||||||
#define CLOCKSOURCE_OF_DECLARE(name, compat, fn) \
|
#define TIMER_OF_DECLARE(name, compat, fn) \
|
||||||
OF_DECLARE_1_RET(clksrc, name, compat, fn)
|
OF_DECLARE_1_RET(clksrc, name, compat, fn)
|
||||||
|
|
||||||
#ifdef CONFIG_CLKSRC_PROBE
|
#ifdef CONFIG_CLKSRC_PROBE
|
||||||
|
|
Загрузка…
Ссылка в новой задаче