microsoft
/
WSL2-Linux-Kernel
зеркало из https://github.com/microsoft/WSL2-Linux-Kernel.git
1
0
Форкнуть 0
Код Задачи Пакеты Проекты Релизы Вики Активность

drm/nouveau/sw: cosmetic changes 

This is purely preparation for upcoming commits, there should be no
code changes here.

Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
This commit is contained in:
Ben Skeggs 2015-08-20 14:54:08 +10:00
Родитель c0e297dc61
Коммит 226dcefe70
6 изменённых файлов: 49 добавлений и 69 удалений
Показать статистику Скачать Patch файл Скачать Diff файл Показать все файлы Свернуть все файлы

8
drivers/gpu/drm/nouveau/include/nvkm/engine/sw.h
Просмотреть файл

@ -25,17 +25,17 @@ struct nvkm_sw_chan {
#include <core/engine.h> #include <core/engine.h>
struct nvkm_sw { struct nvkm_sw {
struct nvkm_engine base; struct nvkm_engine engine;
}; };
#define nvkm_sw_create(p,e,c,d) \ #define nvkm_sw_create(p,e,c,d) \
nvkm_engine_create((p), (e), (c), true, "SW", "software", (d)) nvkm_engine_create((p), (e), (c), true, "SW", "software", (d))
#define nvkm_sw_destroy(d) \ #define nvkm_sw_destroy(d) \
nvkm_engine_destroy(&(d)->base) nvkm_engine_destroy(&(d)->engine)
#define nvkm_sw_init(d) \ #define nvkm_sw_init(d) \
nvkm_engine_init(&(d)->base) nvkm_engine_init(&(d)->engine)
#define nvkm_sw_fini(d,s) \ #define nvkm_sw_fini(d,s) \
nvkm_engine_fini(&(d)->base, (s)) nvkm_engine_fini(&(d)->engine, (s))
#define _nvkm_sw_dtor _nvkm_engine_dtor #define _nvkm_sw_dtor _nvkm_engine_dtor
#define _nvkm_sw_init _nvkm_engine_init #define _nvkm_sw_init _nvkm_engine_init

20
drivers/gpu/drm/nouveau/nvkm/engine/sw/gf100.c
Просмотреть файл

@ -50,20 +50,20 @@ gf100_sw_mthd_mp_control(struct nvkm_object *object, u32 mthd,
void *args, u32 size) void *args, u32 size)
{ {
struct nv50_sw_chan *chan = (void *)nv_engctx(object->parent); struct nv50_sw_chan *chan = (void *)nv_engctx(object->parent);
struct nv50_sw_priv *priv = (void *)nv_object(chan)->engine; struct nvkm_sw *sw = (void *)nv_object(chan)->engine;
u32 data = *(u32 *)args; u32 data = *(u32 *)args;
switch (mthd) { switch (mthd) {
case 0x600: case 0x600:
nv_wr32(priv, 0x419e00, data); /* MP.PM_UNK000 */ nv_wr32(sw, 0x419e00, data); /* MP.PM_UNK000 */
break; break;
case 0x644: case 0x644:
if (data & ~0x1ffffe) if (data & ~0x1ffffe)
return -EINVAL; return -EINVAL;
nv_wr32(priv, 0x419e44, data); /* MP.TRAP_WARP_ERROR_EN */ nv_wr32(sw, 0x419e44, data); /* MP.TRAP_WARP_ERROR_EN */
break; break;
case 0x6ac: case 0x6ac:
nv_wr32(priv, 0x419eac, data); /* MP.PM_UNK0AC */ nv_wr32(sw, 0x419eac, data); /* MP.PM_UNK0AC */
break; break;
default: default:
return -EINVAL; return -EINVAL;
@ -99,14 +99,14 @@ gf100_sw_vblsem_release(struct nvkm_notify *notify)
{ {
struct nv50_sw_chan *chan = struct nv50_sw_chan *chan =
container_of(notify, typeof(*chan), vblank.notify[notify->index]); container_of(notify, typeof(*chan), vblank.notify[notify->index]);
struct nv50_sw_priv *priv = (void *)nv_object(chan)->engine; struct nvkm_sw *sw = (void *)nv_object(chan)->engine;
struct nvkm_bar *bar = nvkm_bar(priv); struct nvkm_bar *bar = nvkm_bar(sw);
nv_wr32(priv, 0x001718, 0x80000000 | chan->vblank.channel); nv_wr32(sw, 0x001718, 0x80000000 | chan->vblank.channel);
bar->flush(bar); bar->flush(bar);
nv_wr32(priv, 0x06000c, upper_32_bits(chan->vblank.offset)); nv_wr32(sw, 0x06000c, upper_32_bits(chan->vblank.offset));
nv_wr32(priv, 0x060010, lower_32_bits(chan->vblank.offset)); nv_wr32(sw, 0x060010, lower_32_bits(chan->vblank.offset));
nv_wr32(priv, 0x060014, chan->vblank.value); nv_wr32(sw, 0x060014, chan->vblank.value);
return NVKM_NOTIFY_DROP; return NVKM_NOTIFY_DROP;
} }

28
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv04.c
Просмотреть файл

@ -24,14 +24,6 @@
#include <engine/sw.h> #include <engine/sw.h>
#include <engine/fifo.h> #include <engine/fifo.h>
struct nv04_sw_priv {
struct nvkm_sw base;
};
struct nv04_sw_chan {
struct nvkm_sw_chan base;
};
/******************************************************************************* /*******************************************************************************
* software object classes * software object classes
******************************************************************************/ ******************************************************************************/
@ -48,9 +40,9 @@ nv04_sw_set_ref(struct nvkm_object *object, u32 mthd, void *data, u32 size)
static int static int
nv04_sw_flip(struct nvkm_object *object, u32 mthd, void *args, u32 size) nv04_sw_flip(struct nvkm_object *object, u32 mthd, void *args, u32 size)
{ {
struct nv04_sw_chan *chan = (void *)nv_engctx(object->parent); struct nvkm_sw_chan *chan = (void *)nv_engctx(object->parent);
if (chan->base.flip) if (chan->flip)
return chan->base.flip(chan->base.flip_data); return chan->flip(chan->flip_data);
return -EINVAL; return -EINVAL;
} }
@ -76,7 +68,7 @@ nv04_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_oclass *oclass, void *data, u32 size, struct nvkm_oclass *oclass, void *data, u32 size,
struct nvkm_object **pobject) struct nvkm_object **pobject)
{ {
struct nv04_sw_chan *chan; struct nvkm_sw_chan *chan;
int ret; int ret;
ret = nvkm_sw_context_create(parent, engine, oclass, &chan); ret = nvkm_sw_context_create(parent, engine, oclass, &chan);
@ -113,17 +105,17 @@ nv04_sw_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_oclass *oclass, void *data, u32 size, struct nvkm_oclass *oclass, void *data, u32 size,
struct nvkm_object **pobject) struct nvkm_object **pobject)
{ {
struct nv04_sw_priv *priv; struct nvkm_sw *sw;
int ret; int ret;
ret = nvkm_sw_create(parent, engine, oclass, &priv); ret = nvkm_sw_create(parent, engine, oclass, &sw);
*pobject = nv_object(priv); *pobject = nv_object(sw);
if (ret) if (ret)
return ret; return ret;
nv_engine(priv)->cclass = &nv04_sw_cclass; nv_engine(sw)->cclass = &nv04_sw_cclass;
nv_engine(priv)->sclass = nv04_sw_sclass; nv_engine(sw)->sclass = nv04_sw_sclass;
nv_subdev(priv)->intr = nv04_sw_intr; nv_subdev(sw)->intr = nv04_sw_intr;
return 0; return 0;
} }

28
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv10.c
Просмотреть файл

@ -23,14 +23,6 @@
*/ */
#include <engine/sw.h> #include <engine/sw.h>
struct nv10_sw_priv {
struct nvkm_sw base;
};
struct nv10_sw_chan {
struct nvkm_sw_chan base;
};
/******************************************************************************* /*******************************************************************************
* software object classes * software object classes
******************************************************************************/ ******************************************************************************/
@ -38,9 +30,9 @@ struct nv10_sw_chan {
static int static int
nv10_sw_flip(struct nvkm_object *object, u32 mthd, void *args, u32 size) nv10_sw_flip(struct nvkm_object *object, u32 mthd, void *args, u32 size)
{ {
struct nv10_sw_chan *chan = (void *)nv_engctx(object->parent); struct nvkm_sw_chan *chan = (void *)nv_engctx(object->parent);
if (chan->base.flip) if (chan->flip)
return chan->base.flip(chan->base.flip_data); return chan->flip(chan->flip_data);
return -EINVAL; return -EINVAL;
} }
@ -65,7 +57,7 @@ nv10_sw_context_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_oclass *oclass, void *data, u32 size, struct nvkm_oclass *oclass, void *data, u32 size,
struct nvkm_object **pobject) struct nvkm_object **pobject)
{ {
struct nv10_sw_chan *chan; struct nvkm_sw_chan *chan;
int ret; int ret;
ret = nvkm_sw_context_create(parent, engine, oclass, &chan); ret = nvkm_sw_context_create(parent, engine, oclass, &chan);
@ -96,17 +88,17 @@ nv10_sw_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_oclass *oclass, void *data, u32 size, struct nvkm_oclass *oclass, void *data, u32 size,
struct nvkm_object **pobject) struct nvkm_object **pobject)
{ {
struct nv10_sw_priv *priv; struct nvkm_sw *sw;
int ret; int ret;
ret = nvkm_sw_create(parent, engine, oclass, &priv); ret = nvkm_sw_create(parent, engine, oclass, &sw);
*pobject = nv_object(priv); *pobject = nv_object(sw);
if (ret) if (ret)
return ret; return ret;
nv_engine(priv)->cclass = &nv10_sw_cclass; nv_engine(sw)->cclass = &nv10_sw_cclass;
nv_engine(priv)->sclass = nv10_sw_sclass; nv_engine(sw)->sclass = nv10_sw_sclass;
nv_subdev(priv)->intr = nv04_sw_intr; nv_subdev(sw)->intr = nv04_sw_intr;
return 0; return 0;
} }

30
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.c
Просмотреть файл

@ -121,19 +121,19 @@ nv50_sw_vblsem_release(struct nvkm_notify *notify)
{ {
struct nv50_sw_chan *chan = struct nv50_sw_chan *chan =
container_of(notify, typeof(*chan), vblank.notify[notify->index]); container_of(notify, typeof(*chan), vblank.notify[notify->index]);
struct nv50_sw_priv *priv = (void *)nv_object(chan)->engine; struct nvkm_sw *sw = (void *)nv_object(chan)->engine;
struct nvkm_bar *bar = nvkm_bar(priv); struct nvkm_bar *bar = nvkm_bar(sw);
nv_wr32(priv, 0x001704, chan->vblank.channel); nv_wr32(sw, 0x001704, chan->vblank.channel);
nv_wr32(priv, 0x001710, 0x80000000 | chan->vblank.ctxdma); nv_wr32(sw, 0x001710, 0x80000000 | chan->vblank.ctxdma);
bar->flush(bar); bar->flush(bar);
if (nv_device(priv)->chipset == 0x50) { if (nv_device(sw)->chipset == 0x50) {
nv_wr32(priv, 0x001570, chan->vblank.offset); nv_wr32(sw, 0x001570, chan->vblank.offset);
nv_wr32(priv, 0x001574, chan->vblank.value); nv_wr32(sw, 0x001574, chan->vblank.value);
} else { } else {
nv_wr32(priv, 0x060010, chan->vblank.offset); nv_wr32(sw, 0x060010, chan->vblank.offset);
nv_wr32(priv, 0x060014, chan->vblank.value); nv_wr32(sw, 0x060014, chan->vblank.value);
} }
return NVKM_NOTIFY_DROP; return NVKM_NOTIFY_DROP;
@ -205,17 +205,17 @@ nv50_sw_ctor(struct nvkm_object *parent, struct nvkm_object *engine,
struct nvkm_object **pobject) struct nvkm_object **pobject)
{ {
struct nv50_sw_oclass *pclass = (void *)oclass; struct nv50_sw_oclass *pclass = (void *)oclass;
struct nv50_sw_priv *priv; struct nvkm_sw *sw;
int ret; int ret;
ret = nvkm_sw_create(parent, engine, oclass, &priv); ret = nvkm_sw_create(parent, engine, oclass, &sw);
*pobject = nv_object(priv); *pobject = nv_object(sw);
if (ret) if (ret)
return ret; return ret;
nv_engine(priv)->cclass = pclass->cclass; nv_engine(sw)->cclass = pclass->cclass;
nv_engine(priv)->sclass = pclass->sclass; nv_engine(sw)->sclass = pclass->sclass;
nv_subdev(priv)->intr = nv04_sw_intr; nv_subdev(sw)->intr = nv04_sw_intr;
return 0; return 0;
} }

4
drivers/gpu/drm/nouveau/nvkm/engine/sw/nv50.h
Просмотреть файл

@ -9,10 +9,6 @@ struct nv50_sw_oclass {
struct nvkm_oclass *sclass; struct nvkm_oclass *sclass;
}; };
struct nv50_sw_priv {
struct nvkm_sw base;
};
int nv50_sw_ctor(struct nvkm_object *, struct nvkm_object *, int nv50_sw_ctor(struct nvkm_object *, struct nvkm_object *,
struct nvkm_oclass *, void *, u32, struct nvkm_oclass *, void *, u32,
struct nvkm_object **); struct nvkm_object **);