drm/radeon: collect r100 asic related declarations in radeon_asic.h
This just an example to show what radeon_asic.h might be good for. Before Jerome kills it ;) Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch> Signed-off-by: Dave Airlie <airlied@redhat.com>
This commit is contained in:
Daniel Vetter
Dave Airlie
Родитель
e6990375ef
Коммит
2b497502b7
|
|
@ -730,8 +730,6 @@ int radeon_debugfs_add_files(struct radeon_device *rdev,
|
|||
struct drm_info_list *files,
|
||||
unsigned nfiles);
|
||||
int radeon_debugfs_fence_init(struct radeon_device *rdev);
|
||||
int r100_debugfs_rbbm_init(struct radeon_device *rdev);
|
||||
int r100_debugfs_cp_init(struct radeon_device *rdev);
|
||||
|
||||
|
||||
/*
|
||||
|
|
@ -1195,51 +1193,6 @@ extern int radeon_resume_kms(struct drm_device *dev);
|
|||
extern int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
|
||||
|
||||
/* r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280 */
|
||||
struct r100_mc_save {
|
||||
u32 GENMO_WT;
|
||||
u32 CRTC_EXT_CNTL;
|
||||
u32 CRTC_GEN_CNTL;
|
||||
u32 CRTC2_GEN_CNTL;
|
||||
u32 CUR_OFFSET;
|
||||
u32 CUR2_OFFSET;
|
||||
};
|
||||
extern void r100_cp_disable(struct radeon_device *rdev);
|
||||
extern int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
|
||||
extern void r100_cp_fini(struct radeon_device *rdev);
|
||||
extern void r100_pci_gart_tlb_flush(struct radeon_device *rdev);
|
||||
extern int r100_pci_gart_init(struct radeon_device *rdev);
|
||||
extern void r100_pci_gart_fini(struct radeon_device *rdev);
|
||||
extern int r100_pci_gart_enable(struct radeon_device *rdev);
|
||||
extern void r100_pci_gart_disable(struct radeon_device *rdev);
|
||||
extern int r100_pci_gart_set_page(struct radeon_device *rdev, int i, uint64_t addr);
|
||||
extern int r100_debugfs_mc_info_init(struct radeon_device *rdev);
|
||||
extern int r100_gui_wait_for_idle(struct radeon_device *rdev);
|
||||
extern void r100_ib_fini(struct radeon_device *rdev);
|
||||
extern int r100_ib_init(struct radeon_device *rdev);
|
||||
extern void r100_irq_disable(struct radeon_device *rdev);
|
||||
extern int r100_irq_set(struct radeon_device *rdev);
|
||||
extern void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
|
||||
extern void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
|
||||
extern void r100_vram_init_sizes(struct radeon_device *rdev);
|
||||
extern void r100_wb_disable(struct radeon_device *rdev);
|
||||
extern void r100_wb_fini(struct radeon_device *rdev);
|
||||
extern int r100_wb_init(struct radeon_device *rdev);
|
||||
extern void r100_hdp_reset(struct radeon_device *rdev);
|
||||
extern int r100_rb2d_reset(struct radeon_device *rdev);
|
||||
extern int r100_cp_reset(struct radeon_device *rdev);
|
||||
extern void r100_vga_render_disable(struct radeon_device *rdev);
|
||||
extern int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
struct radeon_bo *robj);
|
||||
extern int r100_cs_parse_packet0(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
const unsigned *auth, unsigned n,
|
||||
radeon_packet0_check_t check);
|
||||
extern int r100_cs_packet_parse(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
unsigned idx);
|
||||
extern void r100_enable_bm(struct radeon_device *rdev);
|
||||
extern void r100_set_common_regs(struct radeon_device *rdev);
|
||||
|
||||
/* rv200,rv250,rv280 */
|
||||
extern void r200_set_safe_registers(struct radeon_device *rdev);
|
||||
|
|
|
|||
|
|
@ -45,10 +45,18 @@ void radeon_atom_set_clock_gating(struct radeon_device *rdev, int enable);
|
|||
/*
|
||||
* r100,rv100,rs100,rv200,rs200
|
||||
*/
|
||||
extern int r100_init(struct radeon_device *rdev);
|
||||
extern void r100_fini(struct radeon_device *rdev);
|
||||
extern int r100_suspend(struct radeon_device *rdev);
|
||||
extern int r100_resume(struct radeon_device *rdev);
|
||||
struct r100_mc_save {
|
||||
u32 GENMO_WT;
|
||||
u32 CRTC_EXT_CNTL;
|
||||
u32 CRTC_GEN_CNTL;
|
||||
u32 CRTC2_GEN_CNTL;
|
||||
u32 CUR_OFFSET;
|
||||
u32 CUR2_OFFSET;
|
||||
};
|
||||
int r100_init(struct radeon_device *rdev);
|
||||
void r100_fini(struct radeon_device *rdev);
|
||||
int r100_suspend(struct radeon_device *rdev);
|
||||
int r100_resume(struct radeon_device *rdev);
|
||||
uint32_t r100_mm_rreg(struct radeon_device *rdev, uint32_t reg);
|
||||
void r100_mm_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v);
|
||||
void r100_vga_set_state(struct radeon_device *rdev, bool state);
|
||||
|
|
@ -82,6 +90,42 @@ void r100_hpd_fini(struct radeon_device *rdev);
|
|||
bool r100_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd);
|
||||
void r100_hpd_set_polarity(struct radeon_device *rdev,
|
||||
enum radeon_hpd_id hpd);
|
||||
int r100_debugfs_rbbm_init(struct radeon_device *rdev);
|
||||
int r100_debugfs_cp_init(struct radeon_device *rdev);
|
||||
void r100_cp_disable(struct radeon_device *rdev);
|
||||
int r100_cp_init(struct radeon_device *rdev, unsigned ring_size);
|
||||
void r100_cp_fini(struct radeon_device *rdev);
|
||||
int r100_pci_gart_init(struct radeon_device *rdev);
|
||||
void r100_pci_gart_fini(struct radeon_device *rdev);
|
||||
int r100_pci_gart_enable(struct radeon_device *rdev);
|
||||
void r100_pci_gart_disable(struct radeon_device *rdev);
|
||||
int r100_debugfs_mc_info_init(struct radeon_device *rdev);
|
||||
int r100_gui_wait_for_idle(struct radeon_device *rdev);
|
||||
void r100_ib_fini(struct radeon_device *rdev);
|
||||
int r100_ib_init(struct radeon_device *rdev);
|
||||
void r100_irq_disable(struct radeon_device *rdev);
|
||||
void r100_mc_stop(struct radeon_device *rdev, struct r100_mc_save *save);
|
||||
void r100_mc_resume(struct radeon_device *rdev, struct r100_mc_save *save);
|
||||
void r100_vram_init_sizes(struct radeon_device *rdev);
|
||||
void r100_wb_disable(struct radeon_device *rdev);
|
||||
void r100_wb_fini(struct radeon_device *rdev);
|
||||
int r100_wb_init(struct radeon_device *rdev);
|
||||
void r100_hdp_reset(struct radeon_device *rdev);
|
||||
int r100_rb2d_reset(struct radeon_device *rdev);
|
||||
int r100_cp_reset(struct radeon_device *rdev);
|
||||
void r100_vga_render_disable(struct radeon_device *rdev);
|
||||
int r100_cs_track_check_pkt3_indx_buffer(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
struct radeon_bo *robj);
|
||||
int r100_cs_parse_packet0(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
const unsigned *auth, unsigned n,
|
||||
radeon_packet0_check_t check);
|
||||
int r100_cs_packet_parse(struct radeon_cs_parser *p,
|
||||
struct radeon_cs_packet *pkt,
|
||||
unsigned idx);
|
||||
void r100_enable_bm(struct radeon_device *rdev);
|
||||
void r100_set_common_regs(struct radeon_device *rdev);
|
||||
|
||||
/*
|
||||
* r200,rv250,rs300,rv280
|
||||
|
|
|
|||
Загрузка…
Ссылка в новой задаче