ASoC: sglt5000: Fix SGTL5000_PLL_FRAC_DIV_MASK
commit 5c78dfe87e
upstream.
SGTL5000_PLL_FRAC_DIV_MASK is used to mask bits 0-10 (11 bits in total) of
register CHIP_PLL_CTRL, so fix the mask to accomodate all this bit range.
Reported-by: Oskar Schirmer <oskar@scara.com>
Signed-off-by: Fabio Estevam <fabio.estevam@freescale.com>
Signed-off-by: Mark Brown <broonie@linaro.org>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Родитель
b5aa3fc573
Коммит
3bd92a9d1f
|
@ -347,7 +347,7 @@
|
|||
#define SGTL5000_PLL_INT_DIV_MASK 0xf800
|
||||
#define SGTL5000_PLL_INT_DIV_SHIFT 11
|
||||
#define SGTL5000_PLL_INT_DIV_WIDTH 5
|
||||
#define SGTL5000_PLL_FRAC_DIV_MASK 0x0700
|
||||
#define SGTL5000_PLL_FRAC_DIV_MASK 0x07ff
|
||||
#define SGTL5000_PLL_FRAC_DIV_SHIFT 0
|
||||
#define SGTL5000_PLL_FRAC_DIV_WIDTH 11
|
||||
|
||||
|
|
Загрузка…
Ссылка в новой задаче