clk: renesas: Fixes for v5.15
- Fix inverted logic in RZ/G2L .is_enabled() function. -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQQ9qaHoIs/1I4cXmEiKwlD9ZEnxcAUCYVMdswAKCRCKwlD9ZEnx cOA0AP9wSDo+INCJKIHDqjqB8cuFnnlAp+FwDL+eRCZz1REEjAEAyedXjtgkkVuR jbtxoWc7CLehZn4sDwaWSydmMOn9uwU= =czuu -----END PGP SIGNATURE----- Merge tag 'renesas-clk-for-v5.15-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers into clk-fixes Pull Renesas clk driver fixes from Geert Uytterhoeven: - Fix inverted logic in RZ/G2L .is_enabled() function * tag 'renesas-clk-for-v5.15-tag3' of git://git.kernel.org/pub/scm/linux/kernel/git/geert/renesas-drivers: clk: renesas: rzg2l: Fix clk status function clk: renesas: r9a07g044: Mark IA55_CLK and DMAC_ACLK critical
This commit is contained in:
Коммит
4b65021a63
|
@ -186,6 +186,8 @@ static struct rzg2l_reset r9a07g044_resets[] = {
|
||||||
|
|
||||||
static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
|
static const unsigned int r9a07g044_crit_mod_clks[] __initconst = {
|
||||||
MOD_CLK_BASE + R9A07G044_GIC600_GICCLK,
|
MOD_CLK_BASE + R9A07G044_GIC600_GICCLK,
|
||||||
|
MOD_CLK_BASE + R9A07G044_IA55_CLK,
|
||||||
|
MOD_CLK_BASE + R9A07G044_DMAC_ACLK,
|
||||||
};
|
};
|
||||||
|
|
||||||
const struct rzg2l_cpg_info r9a07g044_cpg_info = {
|
const struct rzg2l_cpg_info r9a07g044_cpg_info = {
|
||||||
|
|
|
@ -391,7 +391,7 @@ static int rzg2l_mod_clock_is_enabled(struct clk_hw *hw)
|
||||||
|
|
||||||
value = readl(priv->base + CLK_MON_R(clock->off));
|
value = readl(priv->base + CLK_MON_R(clock->off));
|
||||||
|
|
||||||
return !(value & bitmask);
|
return value & bitmask;
|
||||||
}
|
}
|
||||||
|
|
||||||
static const struct clk_ops rzg2l_mod_clock_ops = {
|
static const struct clk_ops rzg2l_mod_clock_ops = {
|
||||||
|
|
Загрузка…
Ссылка в новой задаче