arm64: dts: exynos: configure TV path clocks for Ultra HD modes
Ultra HD modes requires clock ticking at increased rate. Signed-off-by: Andrzej Hajda <a.hajda@samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
Родитель
9f6fe6f013
Коммит
4e09f4a6b6
|
@ -217,6 +217,18 @@
|
|||
assigned-clock-parents = <&cmu_top CLK_FOUT_AUD_PLL>;
|
||||
};
|
||||
|
||||
&cmu_disp {
|
||||
assigned-clocks = <&cmu_mif CLK_MOUT_SCLK_DECON_TV_ECLK_A>,
|
||||
<&cmu_mif CLK_DIV_SCLK_DECON_TV_ECLK>,
|
||||
<&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>,
|
||||
<&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK>;
|
||||
assigned-clock-parents = <&cmu_mif CLK_MOUT_BUS_PLL_DIV2>,
|
||||
<0>,
|
||||
<&cmu_mif CLK_SCLK_DECON_TV_ECLK_DISP>,
|
||||
<&cmu_disp CLK_MOUT_SCLK_DECON_TV_ECLK_USER>;
|
||||
assigned-clock-rates = <0>, <400000000>;
|
||||
};
|
||||
|
||||
&cmu_fsys {
|
||||
assigned-clocks = <&cmu_top CLK_MOUT_SCLK_USBDRD30>,
|
||||
<&cmu_top CLK_MOUT_SCLK_USBHOST30>,
|
||||
|
|
Загрузка…
Ссылка в новой задаче