x86, AMD IOMMU: add comments to amd_iommu_types.h
Signed-off-by: Joerg Roedel <joerg.roedel@amd.com> Cc: iommu@lists.linux-foundation.org Cc: bhavna.sarathy@amd.com Cc: robert.richter@amd.com Signed-off-by: Ingo Molnar <mingo@elte.hu>
This commit is contained in:
Родитель
299a140dac
Коммит
5694703f14
|
@ -158,78 +158,170 @@
|
||||||
|
|
||||||
#define MAX_DOMAIN_ID 65536
|
#define MAX_DOMAIN_ID 65536
|
||||||
|
|
||||||
|
/*
|
||||||
|
* This structure contains generic data for IOMMU protection domains
|
||||||
|
* independent of their use.
|
||||||
|
*/
|
||||||
struct protection_domain {
|
struct protection_domain {
|
||||||
spinlock_t lock;
|
spinlock_t lock; /* mostly used to lock the page table*/
|
||||||
u16 id;
|
u16 id; /* the domain id written to the device table */
|
||||||
int mode;
|
int mode; /* paging mode (0-6 levels) */
|
||||||
u64 *pt_root;
|
u64 *pt_root; /* page table root pointer */
|
||||||
void *priv;
|
void *priv; /* private data */
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Data container for a dma_ops specific protection domain
|
||||||
|
*/
|
||||||
struct dma_ops_domain {
|
struct dma_ops_domain {
|
||||||
struct list_head list;
|
struct list_head list;
|
||||||
|
|
||||||
|
/* generic protection domain information */
|
||||||
struct protection_domain domain;
|
struct protection_domain domain;
|
||||||
|
|
||||||
|
/* size of the aperture for the mappings */
|
||||||
unsigned long aperture_size;
|
unsigned long aperture_size;
|
||||||
|
|
||||||
|
/* address we start to search for free addresses */
|
||||||
unsigned long next_bit;
|
unsigned long next_bit;
|
||||||
|
|
||||||
|
/* address allocation bitmap */
|
||||||
unsigned long *bitmap;
|
unsigned long *bitmap;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Array of PTE pages for the aperture. In this array we save all the
|
||||||
|
* leaf pages of the domain page table used for the aperture. This way
|
||||||
|
* we don't need to walk the page table to find a specific PTE. We can
|
||||||
|
* just calculate its address in constant time.
|
||||||
|
*/
|
||||||
u64 **pte_pages;
|
u64 **pte_pages;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Structure where we save information about one hardware AMD IOMMU in the
|
||||||
|
* system.
|
||||||
|
*/
|
||||||
struct amd_iommu {
|
struct amd_iommu {
|
||||||
struct list_head list;
|
struct list_head list;
|
||||||
|
|
||||||
|
/* locks the accesses to the hardware */
|
||||||
spinlock_t lock;
|
spinlock_t lock;
|
||||||
|
|
||||||
|
/* device id of this IOMMU */
|
||||||
u16 devid;
|
u16 devid;
|
||||||
|
/*
|
||||||
|
* Capability pointer. There could be more than one IOMMU per PCI
|
||||||
|
* device function if there are more than one AMD IOMMU capability
|
||||||
|
* pointers.
|
||||||
|
*/
|
||||||
u16 cap_ptr;
|
u16 cap_ptr;
|
||||||
|
|
||||||
|
/* physical address of MMIO space */
|
||||||
u64 mmio_phys;
|
u64 mmio_phys;
|
||||||
|
/* virtual address of MMIO space */
|
||||||
u8 *mmio_base;
|
u8 *mmio_base;
|
||||||
|
|
||||||
|
/* capabilities of that IOMMU read from ACPI */
|
||||||
u32 cap;
|
u32 cap;
|
||||||
|
|
||||||
|
/* first device this IOMMU handles. read from PCI */
|
||||||
u16 first_device;
|
u16 first_device;
|
||||||
|
/* last device this IOMMU handles. read from PCI */
|
||||||
u16 last_device;
|
u16 last_device;
|
||||||
|
|
||||||
|
/* start of exclusion range of that IOMMU */
|
||||||
u64 exclusion_start;
|
u64 exclusion_start;
|
||||||
|
/* length of exclusion range of that IOMMU */
|
||||||
u64 exclusion_length;
|
u64 exclusion_length;
|
||||||
|
|
||||||
|
/* command buffer virtual address */
|
||||||
u8 *cmd_buf;
|
u8 *cmd_buf;
|
||||||
|
/* size of command buffer */
|
||||||
u32 cmd_buf_size;
|
u32 cmd_buf_size;
|
||||||
|
|
||||||
|
/* if one, we need to send a completion wait command */
|
||||||
int need_sync;
|
int need_sync;
|
||||||
|
|
||||||
|
/* default dma_ops domain for that IOMMU */
|
||||||
struct dma_ops_domain *default_dom;
|
struct dma_ops_domain *default_dom;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* List with all IOMMUs in the system. This list is not locked because it is
|
||||||
|
* only written and read at driver initialization or suspend time
|
||||||
|
*/
|
||||||
extern struct list_head amd_iommu_list;
|
extern struct list_head amd_iommu_list;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Structure defining one entry in the device table
|
||||||
|
*/
|
||||||
struct dev_table_entry {
|
struct dev_table_entry {
|
||||||
u32 data[8];
|
u32 data[8];
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* One entry for unity mappings parsed out of the ACPI table.
|
||||||
|
*/
|
||||||
struct unity_map_entry {
|
struct unity_map_entry {
|
||||||
struct list_head list;
|
struct list_head list;
|
||||||
|
|
||||||
|
/* starting device id this entry is used for (including) */
|
||||||
u16 devid_start;
|
u16 devid_start;
|
||||||
|
/* end device id this entry is used for (including) */
|
||||||
u16 devid_end;
|
u16 devid_end;
|
||||||
|
|
||||||
|
/* start address to unity map (including) */
|
||||||
u64 address_start;
|
u64 address_start;
|
||||||
|
/* end address to unity map (including) */
|
||||||
u64 address_end;
|
u64 address_end;
|
||||||
|
|
||||||
|
/* required protection */
|
||||||
int prot;
|
int prot;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* List of all unity mappings. It is not locked because as runtime it is only
|
||||||
|
* read. It is created at ACPI table parsing time.
|
||||||
|
*/
|
||||||
extern struct list_head amd_iommu_unity_map;
|
extern struct list_head amd_iommu_unity_map;
|
||||||
|
|
||||||
/* data structures for device handling */
|
/*
|
||||||
|
* Data structures for device handling
|
||||||
|
*/
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Device table used by hardware. Read and write accesses by software are
|
||||||
|
* locked with the amd_iommu_pd_table lock.
|
||||||
|
*/
|
||||||
extern struct dev_table_entry *amd_iommu_dev_table;
|
extern struct dev_table_entry *amd_iommu_dev_table;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Alias table to find requestor ids to device ids. Not locked because only
|
||||||
|
* read on runtime.
|
||||||
|
*/
|
||||||
extern u16 *amd_iommu_alias_table;
|
extern u16 *amd_iommu_alias_table;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Reverse lookup table to find the IOMMU which translates a specific device.
|
||||||
|
*/
|
||||||
extern struct amd_iommu **amd_iommu_rlookup_table;
|
extern struct amd_iommu **amd_iommu_rlookup_table;
|
||||||
|
|
||||||
|
/* size of the dma_ops aperture as power of 2 */
|
||||||
extern unsigned amd_iommu_aperture_order;
|
extern unsigned amd_iommu_aperture_order;
|
||||||
|
|
||||||
|
/* largest PCI device id we expect translation requests for */
|
||||||
extern u16 amd_iommu_last_bdf;
|
extern u16 amd_iommu_last_bdf;
|
||||||
|
|
||||||
/* data structures for protection domain handling */
|
/* data structures for protection domain handling */
|
||||||
extern struct protection_domain **amd_iommu_pd_table;
|
extern struct protection_domain **amd_iommu_pd_table;
|
||||||
|
|
||||||
|
/* allocation bitmap for domain ids */
|
||||||
extern unsigned long *amd_iommu_pd_alloc_bitmap;
|
extern unsigned long *amd_iommu_pd_alloc_bitmap;
|
||||||
|
|
||||||
|
/* will be 1 if device isolation is enabled */
|
||||||
extern int amd_iommu_isolate;
|
extern int amd_iommu_isolate;
|
||||||
|
|
||||||
|
/* takes a PCI device id and prints it out in a readable form */
|
||||||
static inline void print_devid(u16 devid, int nl)
|
static inline void print_devid(u16 devid, int nl)
|
||||||
{
|
{
|
||||||
int bus = devid >> 8;
|
int bus = devid >> 8;
|
||||||
|
|
Загрузка…
Ссылка в новой задаче