Merge commit 'gcl/gcl-next'
This commit is contained in:
Коммит
5b0504c0d7
|
@ -2503,13 +2503,11 @@ W: http://www.penguinppc.org/
|
|||
L: linuxppc-dev@ozlabs.org
|
||||
S: Maintained
|
||||
|
||||
LINUX FOR POWERPC EMBEDDED MPC52XX
|
||||
LINUX FOR POWERPC EMBEDDED MPC5XXX
|
||||
P: Sylvain Munaut
|
||||
M: tnt@246tNt.com
|
||||
P: Grant Likely
|
||||
M: grant.likely@secretlab.ca
|
||||
W: http://www.246tNt.com/mpc52xx/
|
||||
W: http://www.penguinppc.org/
|
||||
L: linuxppc-dev@ozlabs.org
|
||||
S: Maintained
|
||||
|
||||
|
|
1
Makefile
1
Makefile
|
@ -1,3 +1,4 @@
|
|||
FRED=42
|
||||
VERSION = 2
|
||||
PATCHLEVEL = 6
|
||||
SUBLEVEL = 26
|
||||
|
|
|
@ -1,7 +1,7 @@
|
|||
/*
|
||||
* MPC5121E MDS Device Tree Source
|
||||
* MPC5121E ADS Device Tree Source
|
||||
*
|
||||
* Copyright 2007 Freescale Semiconductor Inc.
|
||||
* Copyright 2007,2008 Freescale Semiconductor Inc.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
|
@ -17,6 +17,10 @@
|
|||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
aliases {
|
||||
pci = &pci;
|
||||
};
|
||||
|
||||
cpus {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
|
@ -39,8 +43,41 @@
|
|||
reg = <0x00000000 0x10000000>; // 256MB at 0
|
||||
};
|
||||
|
||||
mbx@20000000 {
|
||||
compatible = "fsl,mpc5121-mbx";
|
||||
reg = <0x20000000 0x4000>;
|
||||
interrupts = <66 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
sram@30000000 {
|
||||
compatible = "fsl,mpc5121-sram";
|
||||
reg = <0x30000000 0x20000>; // 128K at 0x30000000
|
||||
};
|
||||
|
||||
nfc@40000000 {
|
||||
compatible = "fsl,mpc5121-nfc";
|
||||
reg = <0x40000000 0x100000>; // 1M at 0x40000000
|
||||
interrupts = <6 8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
bank-width = <1>;
|
||||
// ADS has two Hynix 512MB Nand flash chips in a single
|
||||
// stacked package .
|
||||
chips = <2>;
|
||||
nand0@0 {
|
||||
label = "nand0";
|
||||
reg = <0x00000000 0x02000000>; // first 32 MB of chip 0
|
||||
};
|
||||
nand1@20000000 {
|
||||
label = "nand1";
|
||||
reg = <0x20000000 0x02000000>; // first 32 MB of chip 1
|
||||
};
|
||||
};
|
||||
|
||||
localbus@80000020 {
|
||||
compatible = "fsl,mpc5121ads-localbus";
|
||||
compatible = "fsl,mpc5121-localbus";
|
||||
#address-cells = <2>;
|
||||
#size-cells = <1>;
|
||||
reg = <0x80000020 0x40>;
|
||||
|
@ -51,14 +88,51 @@
|
|||
flash@0,0 {
|
||||
compatible = "cfi-flash";
|
||||
reg = <0 0x0 0x4000000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
bank-width = <4>;
|
||||
device-width = <1>;
|
||||
device-width = <2>;
|
||||
protected@0 {
|
||||
label = "protected";
|
||||
reg = <0x00000000 0x00040000>; // first sector is protected
|
||||
read-only;
|
||||
};
|
||||
filesystem@40000 {
|
||||
label = "filesystem";
|
||||
reg = <0x00040000 0x03c00000>; // 60M for filesystem
|
||||
};
|
||||
kernel@3c40000 {
|
||||
label = "kernel";
|
||||
reg = <0x03c40000 0x00280000>; // 2.5M for kernel
|
||||
};
|
||||
device-tree@3ec0000 {
|
||||
label = "device-tree";
|
||||
reg = <0x03ec0000 0x00040000>; // one sector for device tree
|
||||
};
|
||||
u-boot@3f00000 {
|
||||
label = "u-boot";
|
||||
reg = <0x03f00000 0x00100000>; // 1M for u-boot
|
||||
read-only;
|
||||
};
|
||||
};
|
||||
|
||||
board-control@2,0 {
|
||||
compatible = "fsl,mpc5121ads-cpld";
|
||||
reg = <0x2 0x0 0x8000>;
|
||||
};
|
||||
|
||||
cpld_pic: pic@2,a {
|
||||
compatible = "fsl,mpc5121ads-cpld-pic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <2>;
|
||||
reg = <0x2 0xa 0x5>;
|
||||
interrupt-parent = < &ipic >;
|
||||
// irq routing
|
||||
// all irqs but touch screen are routed to irq0 (ipic 48)
|
||||
// touch screen is statically routed to irq1 (ipic 17)
|
||||
// so don't use it here
|
||||
interrupts = <48 0x8>;
|
||||
};
|
||||
};
|
||||
|
||||
soc@80000000 {
|
||||
|
@ -85,38 +159,252 @@
|
|||
reg = <0xc00 0x100>;
|
||||
};
|
||||
|
||||
// 512x PSCs are not 52xx PSCs compatible
|
||||
rtc@a00 { // Real time clock
|
||||
compatible = "fsl,mpc5121-rtc";
|
||||
reg = <0xa00 0x100>;
|
||||
interrupts = <79 0x8 80 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
clock@f00 { // Clock control
|
||||
compatible = "fsl,mpc5121-clock";
|
||||
reg = <0xf00 0x100>;
|
||||
};
|
||||
|
||||
pmc@1000{ //Power Management Controller
|
||||
compatible = "fsl,mpc5121-pmc";
|
||||
reg = <0x1000 0x100>;
|
||||
interrupts = <83 0x2>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
gpio@1100 {
|
||||
compatible = "fsl,mpc5121-gpio";
|
||||
reg = <0x1100 0x100>;
|
||||
interrupts = <78 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
mscan@1300 {
|
||||
compatible = "fsl,mpc5121-mscan";
|
||||
cell-index = <0>;
|
||||
interrupts = <12 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
reg = <0x1300 0x80>;
|
||||
};
|
||||
|
||||
mscan@1380 {
|
||||
compatible = "fsl,mpc5121-mscan";
|
||||
cell-index = <1>;
|
||||
interrupts = <13 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
reg = <0x1380 0x80>;
|
||||
};
|
||||
|
||||
i2c@1700 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fsl,mpc5121-i2c", "fsl-i2c";
|
||||
cell-index = <0>;
|
||||
reg = <0x1700 0x20>;
|
||||
interrupts = <9 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
fsl5200-clocking;
|
||||
};
|
||||
|
||||
i2c@1720 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fsl,mpc5121-i2c", "fsl-i2c";
|
||||
cell-index = <1>;
|
||||
reg = <0x1720 0x20>;
|
||||
interrupts = <10 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
fsl5200-clocking;
|
||||
};
|
||||
|
||||
i2c@1740 {
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
compatible = "fsl,mpc5121-i2c", "fsl-i2c";
|
||||
cell-index = <2>;
|
||||
reg = <0x1740 0x20>;
|
||||
interrupts = <11 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
fsl5200-clocking;
|
||||
};
|
||||
|
||||
i2ccontrol@1760 {
|
||||
compatible = "fsl,mpc5121-i2c-ctrl";
|
||||
reg = <0x1760 0x8>;
|
||||
};
|
||||
|
||||
axe@2000 {
|
||||
compatible = "fsl,mpc5121-axe";
|
||||
reg = <0x2000 0x100>;
|
||||
interrupts = <42 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
display@2100 {
|
||||
compatible = "fsl,mpc5121-diu", "fsl-diu";
|
||||
reg = <0x2100 0x100>;
|
||||
interrupts = <64 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
mdio@2800 {
|
||||
compatible = "fsl,mpc5121-fec-mdio";
|
||||
reg = <0x2800 0x800>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
phy: ethernet-phy@0 {
|
||||
reg = <1>;
|
||||
device_type = "ethernet-phy";
|
||||
};
|
||||
};
|
||||
|
||||
ethernet@2800 {
|
||||
device_type = "network";
|
||||
compatible = "fsl,mpc5121-fec";
|
||||
reg = <0x2800 0x800>;
|
||||
local-mac-address = [ 00 00 00 00 00 00 ];
|
||||
interrupts = <4 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
phy-handle = < &phy >;
|
||||
fsl,align-tx-packets = <4>;
|
||||
};
|
||||
|
||||
// 5121e has two dr usb modules
|
||||
// mpc5121_ads only uses USB0
|
||||
|
||||
// USB1 using external ULPI PHY
|
||||
//usb@3000 {
|
||||
// compatible = "fsl,mpc5121-usb2-dr", "fsl-usb2-dr";
|
||||
// reg = <0x3000 0x1000>;
|
||||
// #address-cells = <1>;
|
||||
// #size-cells = <0>;
|
||||
// interrupt-parent = < &ipic >;
|
||||
// interrupts = <43 0x8>;
|
||||
// dr_mode = "otg";
|
||||
// phy_type = "ulpi";
|
||||
// port1;
|
||||
//};
|
||||
|
||||
// USB0 using internal UTMI PHY
|
||||
usb@4000 {
|
||||
compatible = "fsl,mpc5121-usb2-dr", "fsl-usb2-dr";
|
||||
reg = <0x4000 0x1000>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
interrupt-parent = < &ipic >;
|
||||
interrupts = <44 0x8>;
|
||||
dr_mode = "otg";
|
||||
phy_type = "utmi_wide";
|
||||
port0;
|
||||
};
|
||||
|
||||
// IO control
|
||||
ioctl@a000 {
|
||||
compatible = "fsl,mpc5121-ioctl";
|
||||
reg = <0xA000 0x1000>;
|
||||
};
|
||||
|
||||
pata@10200 {
|
||||
compatible = "fsl,mpc5121-pata";
|
||||
reg = <0x10200 0x100>;
|
||||
interrupts = <5 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
// 512x PSCs are not 52xx PSC compatible
|
||||
// PSC3 serial port A aka ttyPSC0
|
||||
serial@11300 {
|
||||
device_type = "serial";
|
||||
compatible = "fsl,mpc5121-psc-uart";
|
||||
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
|
||||
// Logical port assignment needed until driver
|
||||
// learns to use aliases
|
||||
port-number = <0>;
|
||||
cell-index = <3>;
|
||||
reg = <0x11300 0x100>;
|
||||
interrupts = <0x28 0x8>; // actually the fifo irq
|
||||
interrupts = <40 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
rx-fifo-size = <16>;
|
||||
tx-fifo-size = <16>;
|
||||
};
|
||||
|
||||
// PSC4 serial port B aka ttyPSC1
|
||||
serial@11400 {
|
||||
device_type = "serial";
|
||||
compatible = "fsl,mpc5121-psc-uart";
|
||||
compatible = "fsl,mpc5121-psc-uart", "fsl,mpc5121-psc";
|
||||
// Logical port assignment needed until driver
|
||||
// learns to use aliases
|
||||
port-number = <1>;
|
||||
cell-index = <4>;
|
||||
reg = <0x11400 0x100>;
|
||||
interrupts = <0x28 0x8>; // actually the fifo irq
|
||||
interrupts = <40 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
rx-fifo-size = <16>;
|
||||
tx-fifo-size = <16>;
|
||||
};
|
||||
|
||||
// PSC5 in ac97 mode
|
||||
ac97@11500 {
|
||||
compatible = "fsl,mpc5121-psc-ac97", "fsl,mpc5121-psc";
|
||||
cell-index = <5>;
|
||||
reg = <0x11500 0x100>;
|
||||
interrupts = <40 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
fsl,mode = "ac97-slave";
|
||||
rx-fifo-size = <384>;
|
||||
tx-fifo-size = <384>;
|
||||
};
|
||||
|
||||
pscfifo@11f00 {
|
||||
compatible = "fsl,mpc5121-psc-fifo";
|
||||
reg = <0x11f00 0x100>;
|
||||
interrupts = <40 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
pscsfifo@11f00 {
|
||||
compatible = "fsl,mpc5121-psc-fifo";
|
||||
reg = <0x11f00 0x100>;
|
||||
interrupts = <0x28 0x8>;
|
||||
dma@14000 {
|
||||
compatible = "fsl,mpc5121-dma2";
|
||||
reg = <0x14000 0x1800>;
|
||||
interrupts = <65 0x8>;
|
||||
interrupt-parent = < &ipic >;
|
||||
};
|
||||
|
||||
};
|
||||
|
||||
pci: pci@80008500 {
|
||||
interrupt-map-mask = <0xf800 0x0 0x0 0x7>;
|
||||
interrupt-map = <
|
||||
// IDSEL 0x15 - Slot 1 PCI
|
||||
0xa800 0x0 0x0 0x1 &cpld_pic 0x0 0x8
|
||||
0xa800 0x0 0x0 0x2 &cpld_pic 0x1 0x8
|
||||
0xa800 0x0 0x0 0x3 &cpld_pic 0x2 0x8
|
||||
0xa800 0x0 0x0 0x4 &cpld_pic 0x3 0x8
|
||||
|
||||
// IDSEL 0x16 - Slot 2 MiniPCI
|
||||
0xb000 0x0 0x0 0x1 &cpld_pic 0x4 0x8
|
||||
0xb000 0x0 0x0 0x2 &cpld_pic 0x5 0x8
|
||||
|
||||
// IDSEL 0x17 - Slot 3 MiniPCI
|
||||
0xb800 0x0 0x0 0x1 &cpld_pic 0x6 0x8
|
||||
0xb800 0x0 0x0 0x2 &cpld_pic 0x7 0x8
|
||||
>;
|
||||
interrupt-parent = < &ipic >;
|
||||
interrupts = <1 0x8>;
|
||||
bus-range = <0 0>;
|
||||
ranges = <0x42000000 0x0 0xa0000000 0xa0000000 0x0 0x10000000
|
||||
0x02000000 0x0 0xb0000000 0xb0000000 0x0 0x10000000
|
||||
0x01000000 0x0 0x00000000 0x84000000 0x0 0x01000000>;
|
||||
clock-frequency = <0>;
|
||||
#interrupt-cells = <1>;
|
||||
#size-cells = <2>;
|
||||
#address-cells = <3>;
|
||||
reg = <0x80008500 0x100>;
|
||||
compatible = "fsl,mpc5121-pci";
|
||||
device_type = "pci";
|
||||
};
|
||||
};
|
||||
|
|
|
@ -70,6 +70,20 @@
|
|||
fsl,has-wdt;
|
||||
};
|
||||
|
||||
can@900 {
|
||||
compatible = "fsl,mpc5200-mscan";
|
||||
interrupts = <2 17 0>;
|
||||
interrupt-parent = <&mpc5200_pic>;
|
||||
reg = <0x900 0x80>;
|
||||
};
|
||||
|
||||
can@980 {
|
||||
compatible = "fsl,mpc5200-mscan";
|
||||
interrupts = <2 18 0>;
|
||||
interrupt-parent = <&mpc5200_pic>;
|
||||
reg = <0x980 0x80>;
|
||||
};
|
||||
|
||||
gpio@b00 {
|
||||
compatible = "fsl,mpc5200-gpio";
|
||||
reg = <0xb00 0x40>;
|
||||
|
|
|
@ -2,18 +2,29 @@ config PPC_MPC512x
|
|||
bool
|
||||
select FSL_SOC
|
||||
select IPIC
|
||||
default n
|
||||
select PPC_CLOCK
|
||||
|
||||
config PPC_MPC5121
|
||||
bool
|
||||
select PPC_MPC512x
|
||||
default n
|
||||
|
||||
config MPC5121_ADS
|
||||
bool "Freescale MPC5121E ADS"
|
||||
depends on PPC_MULTIPLATFORM && PPC32
|
||||
select DEFAULT_UIMAGE
|
||||
select PPC_MPC5121
|
||||
select MPC5121_ADS_CPLD
|
||||
help
|
||||
This option enables support for the MPC5121E ADS board.
|
||||
default n
|
||||
|
||||
config MPC5121_GENERIC
|
||||
bool "Generic support for simple MPC5121 based boards"
|
||||
depends on PPC_MULTIPLATFORM && PPC32
|
||||
select DEFAULT_UIMAGE
|
||||
select PPC_MPC5121
|
||||
help
|
||||
This option enables support for simple MPC5121 based boards
|
||||
which do not need custom platform specific setup.
|
||||
|
||||
Compatible boards include: Protonic LVT base boards (ZANMCU
|
||||
and VICVT2).
|
||||
|
|
|
@ -1,4 +1,6 @@
|
|||
#
|
||||
# Makefile for the Freescale PowerPC 512x linux kernel.
|
||||
#
|
||||
obj-$(CONFIG_MPC5121_ADS) += mpc5121_ads.o
|
||||
obj-y += clock.o mpc512x_shared.o
|
||||
obj-$(CONFIG_MPC5121_ADS) += mpc5121_ads.o mpc5121_ads_cpld.o
|
||||
obj-$(CONFIG_MPC5121_GENERIC) += mpc5121_generic.o
|
||||
|
|
|
@ -0,0 +1,729 @@
|
|||
/*
|
||||
* Copyright (C) 2007,2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* Author: John Rigby <jrigby@freescale.com>
|
||||
*
|
||||
* Implements the clk api defined in include/linux/clk.h
|
||||
*
|
||||
* Original based on linux/arch/arm/mach-integrator/clock.c
|
||||
*
|
||||
* Copyright (C) 2004 ARM Limited.
|
||||
* Written by Deep Blue Solutions Limited.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License version 2 as
|
||||
* published by the Free Software Foundation.
|
||||
*/
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/list.h>
|
||||
#include <linux/errno.h>
|
||||
#include <linux/err.h>
|
||||
#include <linux/string.h>
|
||||
#include <linux/clk.h>
|
||||
#include <linux/mutex.h>
|
||||
#include <linux/io.h>
|
||||
|
||||
#include <linux/of_platform.h>
|
||||
#include <asm/mpc512x.h>
|
||||
#include <asm/clk_interface.h>
|
||||
|
||||
#undef CLK_DEBUG
|
||||
|
||||
static int clocks_initialized;
|
||||
|
||||
#define CLK_HAS_RATE 0x1 /* has rate in MHz */
|
||||
#define CLK_HAS_CTRL 0x2 /* has control reg and bit */
|
||||
|
||||
struct clk {
|
||||
struct list_head node;
|
||||
char name[32];
|
||||
int flags;
|
||||
struct device *dev;
|
||||
unsigned long rate;
|
||||
struct module *owner;
|
||||
void (*calc) (struct clk *);
|
||||
struct clk *parent;
|
||||
int reg, bit; /* CLK_HAS_CTRL */
|
||||
int div_shift; /* only used by generic_div_clk_calc */
|
||||
};
|
||||
|
||||
static LIST_HEAD(clocks);
|
||||
static DEFINE_MUTEX(clocks_mutex);
|
||||
|
||||
static struct clk *mpc5121_clk_get(struct device *dev, const char *id)
|
||||
{
|
||||
struct clk *p, *clk = ERR_PTR(-ENOENT);
|
||||
int dev_match = 0;
|
||||
int id_match = 0;
|
||||
|
||||
if (dev == NULL && id == NULL)
|
||||
return NULL;
|
||||
|
||||
mutex_lock(&clocks_mutex);
|
||||
list_for_each_entry(p, &clocks, node) {
|
||||
if (dev && dev == p->dev)
|
||||
dev_match++;
|
||||
if (strcmp(id, p->name) == 0)
|
||||
id_match++;
|
||||
if ((dev_match || id_match) && try_module_get(p->owner)) {
|
||||
clk = p;
|
||||
break;
|
||||
}
|
||||
}
|
||||
mutex_unlock(&clocks_mutex);
|
||||
|
||||
return clk;
|
||||
}
|
||||
|
||||
#ifdef CLK_DEBUG
|
||||
static void dump_clocks(void)
|
||||
{
|
||||
struct clk *p;
|
||||
|
||||
mutex_lock(&clocks_mutex);
|
||||
printk(KERN_INFO "CLOCKS:\n");
|
||||
list_for_each_entry(p, &clocks, node) {
|
||||
printk(KERN_INFO " %s %ld", p->name, p->rate);
|
||||
if (p->parent)
|
||||
printk(KERN_INFO " %s %ld", p->parent->name,
|
||||
p->parent->rate);
|
||||
if (p->flags & CLK_HAS_CTRL)
|
||||
printk(KERN_INFO " reg/bit %d/%d", p->reg, p->bit);
|
||||
printk("\n");
|
||||
}
|
||||
mutex_unlock(&clocks_mutex);
|
||||
}
|
||||
#define DEBUG_CLK_DUMP() dump_clocks()
|
||||
#else
|
||||
#define DEBUG_CLK_DUMP()
|
||||
#endif
|
||||
|
||||
|
||||
static void mpc5121_clk_put(struct clk *clk)
|
||||
{
|
||||
module_put(clk->owner);
|
||||
}
|
||||
|
||||
#define NRPSC 12
|
||||
|
||||
struct mpc512x_clockctl {
|
||||
u32 spmr; /* System PLL Mode Reg */
|
||||
u32 sccr[2]; /* System Clk Ctrl Reg 1 & 2 */
|
||||
u32 scfr1; /* System Clk Freq Reg 1 */
|
||||
u32 scfr2; /* System Clk Freq Reg 2 */
|
||||
u32 reserved;
|
||||
u32 bcr; /* Bread Crumb Reg */
|
||||
u32 pccr[NRPSC]; /* PSC Clk Ctrl Reg 0-11 */
|
||||
u32 spccr; /* SPDIF Clk Ctrl Reg */
|
||||
u32 cccr; /* CFM Clk Ctrl Reg */
|
||||
u32 dccr; /* DIU Clk Cnfg Reg */
|
||||
};
|
||||
|
||||
struct mpc512x_clockctl __iomem *clockctl;
|
||||
|
||||
static int mpc5121_clk_enable(struct clk *clk)
|
||||
{
|
||||
unsigned int mask;
|
||||
|
||||
if (clk->flags & CLK_HAS_CTRL) {
|
||||
mask = in_be32(&clockctl->sccr[clk->reg]);
|
||||
mask |= 1 << clk->bit;
|
||||
out_be32(&clockctl->sccr[clk->reg], mask);
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static void mpc5121_clk_disable(struct clk *clk)
|
||||
{
|
||||
unsigned int mask;
|
||||
|
||||
if (clk->flags & CLK_HAS_CTRL) {
|
||||
mask = in_be32(&clockctl->sccr[clk->reg]);
|
||||
mask &= ~(1 << clk->bit);
|
||||
out_be32(&clockctl->sccr[clk->reg], mask);
|
||||
}
|
||||
}
|
||||
|
||||
static unsigned long mpc5121_clk_get_rate(struct clk *clk)
|
||||
{
|
||||
if (clk->flags & CLK_HAS_RATE)
|
||||
return clk->rate;
|
||||
else
|
||||
return 0;
|
||||
}
|
||||
|
||||
static long mpc5121_clk_round_rate(struct clk *clk, unsigned long rate)
|
||||
{
|
||||
return rate;
|
||||
}
|
||||
|
||||
static int mpc5121_clk_set_rate(struct clk *clk, unsigned long rate)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int clk_register(struct clk *clk)
|
||||
{
|
||||
mutex_lock(&clocks_mutex);
|
||||
list_add(&clk->node, &clocks);
|
||||
mutex_unlock(&clocks_mutex);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static unsigned long spmf_mult(void)
|
||||
{
|
||||
/*
|
||||
* Convert spmf to multiplier
|
||||
*/
|
||||
static int spmf_to_mult[] = {
|
||||
68, 1, 12, 16,
|
||||
20, 24, 28, 32,
|
||||
36, 40, 44, 48,
|
||||
52, 56, 60, 64
|
||||
};
|
||||
int spmf = (clockctl->spmr >> 24) & 0xf;
|
||||
return spmf_to_mult[spmf];
|
||||
}
|
||||
|
||||
static unsigned long sysdiv_div_x_2(void)
|
||||
{
|
||||
/*
|
||||
* Convert sysdiv to divisor x 2
|
||||
* Some divisors have fractional parts so
|
||||
* multiply by 2 then divide by this value
|
||||
*/
|
||||
static int sysdiv_to_div_x_2[] = {
|
||||
4, 5, 6, 7,
|
||||
8, 9, 10, 14,
|
||||
12, 16, 18, 22,
|
||||
20, 24, 26, 30,
|
||||
28, 32, 34, 38,
|
||||
36, 40, 42, 46,
|
||||
44, 48, 50, 54,
|
||||
52, 56, 58, 62,
|
||||
60, 64, 66,
|
||||
};
|
||||
int sysdiv = (clockctl->scfr2 >> 26) & 0x3f;
|
||||
return sysdiv_to_div_x_2[sysdiv];
|
||||
}
|
||||
|
||||
static unsigned long ref_to_sys(unsigned long rate)
|
||||
{
|
||||
rate *= spmf_mult();
|
||||
rate *= 2;
|
||||
rate /= sysdiv_div_x_2();
|
||||
|
||||
return rate;
|
||||
}
|
||||
|
||||
static unsigned long sys_to_ref(unsigned long rate)
|
||||
{
|
||||
rate *= sysdiv_div_x_2();
|
||||
rate /= 2;
|
||||
rate /= spmf_mult();
|
||||
|
||||
return rate;
|
||||
}
|
||||
|
||||
static long ips_to_ref(unsigned long rate)
|
||||
{
|
||||
int ips_div = (clockctl->scfr1 >> 23) & 0x7;
|
||||
|
||||
rate *= ips_div; /* csb_clk = ips_clk * ips_div */
|
||||
rate *= 2; /* sys_clk = csb_clk * 2 */
|
||||
return sys_to_ref(rate);
|
||||
}
|
||||
|
||||
static unsigned long devtree_getfreq(char *clockname)
|
||||
{
|
||||
struct device_node *np;
|
||||
const unsigned int *prop;
|
||||
unsigned int val = 0;
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,mpc5121-immr");
|
||||
if (np) {
|
||||
prop = of_get_property(np, clockname, NULL);
|
||||
if (prop)
|
||||
val = *prop;
|
||||
of_node_put(np);
|
||||
}
|
||||
return val;
|
||||
}
|
||||
|
||||
static void ref_clk_calc(struct clk *clk)
|
||||
{
|
||||
unsigned long rate;
|
||||
|
||||
rate = devtree_getfreq("bus-frequency");
|
||||
if (rate == 0) {
|
||||
printk(KERN_ERR "No bus-frequency in dev tree\n");
|
||||
clk->rate = 0;
|
||||
return;
|
||||
}
|
||||
clk->rate = ips_to_ref(rate);
|
||||
}
|
||||
|
||||
static struct clk ref_clk = {
|
||||
.name = "ref_clk",
|
||||
.calc = ref_clk_calc,
|
||||
};
|
||||
|
||||
|
||||
static void sys_clk_calc(struct clk *clk)
|
||||
{
|
||||
clk->rate = ref_to_sys(ref_clk.rate);
|
||||
}
|
||||
|
||||
static struct clk sys_clk = {
|
||||
.name = "sys_clk",
|
||||
.calc = sys_clk_calc,
|
||||
};
|
||||
|
||||
static void diu_clk_calc(struct clk *clk)
|
||||
{
|
||||
int diudiv_x_2 = clockctl->scfr1 & 0xff;
|
||||
unsigned long rate;
|
||||
|
||||
rate = sys_clk.rate;
|
||||
|
||||
rate *= 2;
|
||||
rate /= diudiv_x_2;
|
||||
|
||||
clk->rate = rate;
|
||||
}
|
||||
|
||||
static void half_clk_calc(struct clk *clk)
|
||||
{
|
||||
clk->rate = clk->parent->rate / 2;
|
||||
}
|
||||
|
||||
static void generic_div_clk_calc(struct clk *clk)
|
||||
{
|
||||
int div = (clockctl->scfr1 >> clk->div_shift) & 0x7;
|
||||
|
||||
clk->rate = clk->parent->rate / div;
|
||||
}
|
||||
|
||||
static void unity_clk_calc(struct clk *clk)
|
||||
{
|
||||
clk->rate = clk->parent->rate;
|
||||
}
|
||||
|
||||
static struct clk csb_clk = {
|
||||
.name = "csb_clk",
|
||||
.calc = half_clk_calc,
|
||||
.parent = &sys_clk,
|
||||
};
|
||||
|
||||
static void e300_clk_calc(struct clk *clk)
|
||||
{
|
||||
int spmf = (clockctl->spmr >> 16) & 0xf;
|
||||
int ratex2 = clk->parent->rate * spmf;
|
||||
|
||||
clk->rate = ratex2 / 2;
|
||||
}
|
||||
|
||||
static struct clk e300_clk = {
|
||||
.name = "e300_clk",
|
||||
.calc = e300_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk ips_clk = {
|
||||
.name = "ips_clk",
|
||||
.calc = generic_div_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
.div_shift = 23,
|
||||
};
|
||||
|
||||
/*
|
||||
* Clocks controlled by SCCR1 (.reg = 0)
|
||||
*/
|
||||
static struct clk lpc_clk = {
|
||||
.name = "lpc_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 30,
|
||||
.calc = generic_div_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
.div_shift = 11,
|
||||
};
|
||||
|
||||
static struct clk nfc_clk = {
|
||||
.name = "nfc_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 29,
|
||||
.calc = generic_div_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
.div_shift = 8,
|
||||
};
|
||||
|
||||
static struct clk pata_clk = {
|
||||
.name = "pata_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 28,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
/*
|
||||
* PSC clocks (bits 27 - 16)
|
||||
* are setup elsewhere
|
||||
*/
|
||||
|
||||
static struct clk sata_clk = {
|
||||
.name = "sata_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 14,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
static struct clk fec_clk = {
|
||||
.name = "fec_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 13,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
static struct clk pci_clk = {
|
||||
.name = "pci_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 0,
|
||||
.bit = 11,
|
||||
.calc = generic_div_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
.div_shift = 20,
|
||||
};
|
||||
|
||||
/*
|
||||
* Clocks controlled by SCCR2 (.reg = 1)
|
||||
*/
|
||||
static struct clk diu_clk = {
|
||||
.name = "diu_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 31,
|
||||
.calc = diu_clk_calc,
|
||||
};
|
||||
|
||||
static struct clk axe_clk = {
|
||||
.name = "axe_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 30,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk usb1_clk = {
|
||||
.name = "usb1_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 28,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk usb2_clk = {
|
||||
.name = "usb2_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 27,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk i2c_clk = {
|
||||
.name = "i2c_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 26,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
static struct clk mscan_clk = {
|
||||
.name = "mscan_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 25,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
static struct clk sdhc_clk = {
|
||||
.name = "sdhc_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 24,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &ips_clk,
|
||||
};
|
||||
|
||||
static struct clk mbx_bus_clk = {
|
||||
.name = "mbx_bus_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 22,
|
||||
.calc = half_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk mbx_clk = {
|
||||
.name = "mbx_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 21,
|
||||
.calc = unity_clk_calc,
|
||||
.parent = &csb_clk,
|
||||
};
|
||||
|
||||
static struct clk mbx_3d_clk = {
|
||||
.name = "mbx_3d_clk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 20,
|
||||
.calc = generic_div_clk_calc,
|
||||
.parent = &mbx_bus_clk,
|
||||
.div_shift = 14,
|
||||
};
|
||||
|
||||
static void psc_mclk_in_calc(struct clk *clk)
|
||||
{
|
||||
clk->rate = devtree_getfreq("psc_mclk_in");
|
||||
if (!clk->rate)
|
||||
clk->rate = 25000000;
|
||||
}
|
||||
|
||||
static struct clk psc_mclk_in = {
|
||||
.name = "psc_mclk_in",
|
||||
.calc = psc_mclk_in_calc,
|
||||
};
|
||||
|
||||
static struct clk spdif_txclk = {
|
||||
.name = "spdif_txclk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 23,
|
||||
};
|
||||
|
||||
static struct clk spdif_rxclk = {
|
||||
.name = "spdif_rxclk",
|
||||
.flags = CLK_HAS_CTRL,
|
||||
.reg = 1,
|
||||
.bit = 23,
|
||||
};
|
||||
|
||||
static void ac97_clk_calc(struct clk *clk)
|
||||
{
|
||||
/* ac97 bit clock is always 24.567 MHz */
|
||||
clk->rate = 24567000;
|
||||
}
|
||||
|
||||
static struct clk ac97_clk = {
|
||||
.name = "ac97_clk_in",
|
||||
.calc = ac97_clk_calc,
|
||||
};
|
||||
|
||||
struct clk *rate_clks[] = {
|
||||
&ref_clk,
|
||||
&sys_clk,
|
||||
&diu_clk,
|
||||
&csb_clk,
|
||||
&e300_clk,
|
||||
&ips_clk,
|
||||
&fec_clk,
|
||||
&sata_clk,
|
||||
&pata_clk,
|
||||
&nfc_clk,
|
||||
&lpc_clk,
|
||||
&mbx_bus_clk,
|
||||
&mbx_clk,
|
||||
&mbx_3d_clk,
|
||||
&axe_clk,
|
||||
&usb1_clk,
|
||||
&usb2_clk,
|
||||
&i2c_clk,
|
||||
&mscan_clk,
|
||||
&sdhc_clk,
|
||||
&pci_clk,
|
||||
&psc_mclk_in,
|
||||
&spdif_txclk,
|
||||
&spdif_rxclk,
|
||||
&ac97_clk,
|
||||
NULL
|
||||
};
|
||||
|
||||
static void rate_clk_init(struct clk *clk)
|
||||
{
|
||||
if (clk->calc) {
|
||||
clk->calc(clk);
|
||||
clk->flags |= CLK_HAS_RATE;
|
||||
clk_register(clk);
|
||||
} else {
|
||||
printk(KERN_WARNING
|
||||
"Could not initialize clk %s without a calc routine\n",
|
||||
clk->name);
|
||||
}
|
||||
}
|
||||
|
||||
static void rate_clks_init(void)
|
||||
{
|
||||
struct clk **cpp, *clk;
|
||||
|
||||
cpp = rate_clks;
|
||||
while ((clk = *cpp++))
|
||||
rate_clk_init(clk);
|
||||
}
|
||||
|
||||
/*
|
||||
* There are two clk enable registers with 32 enable bits each
|
||||
* psc clocks and device clocks are all stored in dev_clks
|
||||
*/
|
||||
struct clk dev_clks[2][32];
|
||||
|
||||
/*
|
||||
* Given a psc number return the dev_clk
|
||||
* associated with it
|
||||
*/
|
||||
static struct clk *psc_dev_clk(int pscnum)
|
||||
{
|
||||
int reg, bit;
|
||||
struct clk *clk;
|
||||
|
||||
reg = 0;
|
||||
bit = 27 - pscnum;
|
||||
|
||||
clk = &dev_clks[reg][bit];
|
||||
clk->reg = 0;
|
||||
clk->bit = bit;
|
||||
return clk;
|
||||
}
|
||||
|
||||
/*
|
||||
* PSC clock rate calculation
|
||||
*/
|
||||
static void psc_calc_rate(struct clk *clk, int pscnum, struct device_node *np)
|
||||
{
|
||||
unsigned long mclk_src = sys_clk.rate;
|
||||
unsigned long mclk_div;
|
||||
|
||||
/*
|
||||
* Can only change value of mclk divider
|
||||
* when the divider is disabled.
|
||||
*
|
||||
* Zero is not a valid divider so minimum
|
||||
* divider is 1
|
||||
*
|
||||
* disable/set divider/enable
|
||||
*/
|
||||
out_be32(&clockctl->pccr[pscnum], 0);
|
||||
out_be32(&clockctl->pccr[pscnum], 0x00020000);
|
||||
out_be32(&clockctl->pccr[pscnum], 0x00030000);
|
||||
|
||||
if (clockctl->pccr[pscnum] & 0x80) {
|
||||
clk->rate = spdif_rxclk.rate;
|
||||
return;
|
||||
}
|
||||
|
||||
switch ((clockctl->pccr[pscnum] >> 14) & 0x3) {
|
||||
case 0:
|
||||
mclk_src = sys_clk.rate;
|
||||
break;
|
||||
case 1:
|
||||
mclk_src = ref_clk.rate;
|
||||
break;
|
||||
case 2:
|
||||
mclk_src = psc_mclk_in.rate;
|
||||
break;
|
||||
case 3:
|
||||
mclk_src = spdif_txclk.rate;
|
||||
break;
|
||||
}
|
||||
|
||||
mclk_div = ((clockctl->pccr[pscnum] >> 17) & 0x7fff) + 1;
|
||||
clk->rate = mclk_src / mclk_div;
|
||||
}
|
||||
|
||||
/*
|
||||
* Find all psc nodes in device tree and assign a clock
|
||||
* with name "psc%d_mclk" and dev pointing at the device
|
||||
* returned from of_find_device_by_node
|
||||
*/
|
||||
static void psc_clks_init(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
const u32 *cell_index;
|
||||
struct of_device *ofdev;
|
||||
|
||||
for_each_compatible_node(np, NULL, "fsl,mpc5121-psc") {
|
||||
cell_index = of_get_property(np, "cell-index", NULL);
|
||||
if (cell_index) {
|
||||
int pscnum = *cell_index;
|
||||
struct clk *clk = psc_dev_clk(pscnum);
|
||||
|
||||
clk->flags = CLK_HAS_RATE | CLK_HAS_CTRL;
|
||||
ofdev = of_find_device_by_node(np);
|
||||
clk->dev = &ofdev->dev;
|
||||
/*
|
||||
* AC97 is special rate clock does
|
||||
* not go through normal path
|
||||
*/
|
||||
if (strcmp("ac97", np->name) == 0)
|
||||
clk->rate = ac97_clk.rate;
|
||||
else
|
||||
psc_calc_rate(clk, pscnum, np);
|
||||
sprintf(clk->name, "psc%d_mclk", pscnum);
|
||||
clk_register(clk);
|
||||
clk_enable(clk);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
static struct clk_interface mpc5121_clk_functions = {
|
||||
.clk_get = mpc5121_clk_get,
|
||||
.clk_enable = mpc5121_clk_enable,
|
||||
.clk_disable = mpc5121_clk_disable,
|
||||
.clk_get_rate = mpc5121_clk_get_rate,
|
||||
.clk_put = mpc5121_clk_put,
|
||||
.clk_round_rate = mpc5121_clk_round_rate,
|
||||
.clk_set_rate = mpc5121_clk_set_rate,
|
||||
.clk_set_parent = NULL,
|
||||
.clk_get_parent = NULL,
|
||||
};
|
||||
|
||||
static int
|
||||
mpc5121_clk_init(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,mpc5121-clock");
|
||||
if (np) {
|
||||
clockctl = of_iomap(np, 0);
|
||||
of_node_put(np);
|
||||
}
|
||||
|
||||
if (!clockctl) {
|
||||
printk(KERN_ERR "Could not map clock control registers\n");
|
||||
return 0;
|
||||
}
|
||||
|
||||
rate_clks_init();
|
||||
psc_clks_init();
|
||||
|
||||
/* leave clockctl mapped forever */
|
||||
/*iounmap(clockctl); */
|
||||
DEBUG_CLK_DUMP();
|
||||
clocks_initialized++;
|
||||
clk_functions = mpc5121_clk_functions;
|
||||
return 0;
|
||||
}
|
||||
|
||||
|
||||
arch_initcall(mpc5121_clk_init);
|
|
@ -1,5 +1,5 @@
|
|||
/*
|
||||
* Copyright (C) 2007 Freescale Semiconductor, Inc. All rights reserved.
|
||||
* Copyright (C) 2007, 2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* Author: John Rigby, <jrigby@freescale.com>, Thur Mar 29 2007
|
||||
*
|
||||
|
@ -15,7 +15,6 @@
|
|||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/of_platform.h>
|
||||
|
||||
#include <asm/machdep.h>
|
||||
|
@ -23,65 +22,22 @@
|
|||
#include <asm/prom.h>
|
||||
#include <asm/time.h>
|
||||
|
||||
/**
|
||||
* mpc512x_find_ips_freq - Find the IPS bus frequency for a device
|
||||
* @node: device node
|
||||
*
|
||||
* Returns IPS bus frequency, or 0 if the bus frequency cannot be found.
|
||||
*/
|
||||
unsigned long
|
||||
mpc512x_find_ips_freq(struct device_node *node)
|
||||
#include "mpc512x.h"
|
||||
#include "mpc5121_ads.h"
|
||||
|
||||
static void __init mpc5121_ads_setup_arch(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
const unsigned int *p_ips_freq = NULL;
|
||||
|
||||
of_node_get(node);
|
||||
while (node) {
|
||||
p_ips_freq = of_get_property(node, "bus-frequency", NULL);
|
||||
if (p_ips_freq)
|
||||
break;
|
||||
|
||||
np = of_get_parent(node);
|
||||
of_node_put(node);
|
||||
node = np;
|
||||
}
|
||||
if (node)
|
||||
of_node_put(node);
|
||||
|
||||
return p_ips_freq ? *p_ips_freq : 0;
|
||||
}
|
||||
EXPORT_SYMBOL(mpc512x_find_ips_freq);
|
||||
|
||||
static struct of_device_id __initdata of_bus_ids[] = {
|
||||
{ .name = "soc", },
|
||||
{ .name = "localbus", },
|
||||
{},
|
||||
};
|
||||
|
||||
static void __init mpc5121_ads_declare_of_platform_devices(void)
|
||||
{
|
||||
/* Find every child of the SOC node and add it to of_platform */
|
||||
if (of_platform_bus_probe(NULL, of_bus_ids, NULL))
|
||||
printk(KERN_ERR __FILE__ ": "
|
||||
"Error while probing of_platform bus\n");
|
||||
printk(KERN_INFO "MPC5121 ADS board from Freescale Semiconductor\n");
|
||||
/*
|
||||
* cpld regs are needed early
|
||||
*/
|
||||
mpc5121_ads_cpld_map();
|
||||
}
|
||||
|
||||
static void __init mpc5121_ads_init_IRQ(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,ipic");
|
||||
if (!np)
|
||||
return;
|
||||
|
||||
ipic_init(np, 0);
|
||||
of_node_put(np);
|
||||
|
||||
/*
|
||||
* Initialize the default interrupt mapping priorities,
|
||||
* in case the boot rom changed something on us.
|
||||
*/
|
||||
ipic_set_default_priority();
|
||||
mpc512x_init_IRQ();
|
||||
mpc5121_ads_cpld_pic_init();
|
||||
}
|
||||
|
||||
/*
|
||||
|
@ -97,7 +53,8 @@ static int __init mpc5121_ads_probe(void)
|
|||
define_machine(mpc5121_ads) {
|
||||
.name = "MPC5121 ADS",
|
||||
.probe = mpc5121_ads_probe,
|
||||
.init = mpc5121_ads_declare_of_platform_devices,
|
||||
.setup_arch = mpc5121_ads_setup_arch,
|
||||
.init = mpc512x_declare_of_platform_devices,
|
||||
.init_IRQ = mpc5121_ads_init_IRQ,
|
||||
.get_irq = ipic_get_irq,
|
||||
.calibrate_decr = generic_calibrate_decr,
|
||||
|
|
|
@ -0,0 +1,16 @@
|
|||
/*
|
||||
* Copyright (C) 2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or (at your
|
||||
* option) any later version.
|
||||
*
|
||||
* Prototypes for ADS5121 specific code
|
||||
*/
|
||||
|
||||
#ifndef __MPC512ADS_H__
|
||||
#define __MPC512ADS_H__
|
||||
extern void __init mpc5121_ads_cpld_map(void);
|
||||
extern void __init mpc5121_ads_cpld_pic_init(void);
|
||||
#endif /* __MPC512ADS_H__ */
|
|
@ -0,0 +1,204 @@
|
|||
/*
|
||||
* Copyright (C) 2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* Author: John Rigby, <jrigby@freescale.com>
|
||||
*
|
||||
* Description:
|
||||
* MPC5121ADS CPLD irq handling
|
||||
*
|
||||
* This is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*/
|
||||
|
||||
#undef DEBUG
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/io.h>
|
||||
#include <asm/prom.h>
|
||||
|
||||
static struct device_node *cpld_pic_node;
|
||||
static struct irq_host *cpld_pic_host;
|
||||
|
||||
/*
|
||||
* Bits to ignore in the misc_status register
|
||||
* 0x10 touch screen pendown is hard routed to irq1
|
||||
* 0x02 pci status is read from pci status register
|
||||
*/
|
||||
#define MISC_IGNORE 0x12
|
||||
|
||||
/*
|
||||
* Nothing to ignore in pci status register
|
||||
*/
|
||||
#define PCI_IGNORE 0x00
|
||||
|
||||
struct cpld_pic {
|
||||
u8 pci_mask;
|
||||
u8 pci_status;
|
||||
u8 route;
|
||||
u8 misc_mask;
|
||||
u8 misc_status;
|
||||
u8 misc_control;
|
||||
};
|
||||
|
||||
static struct cpld_pic __iomem *cpld_regs;
|
||||
|
||||
static void __iomem *
|
||||
irq_to_pic_mask(unsigned int irq)
|
||||
{
|
||||
return irq <= 7 ? &cpld_regs->pci_mask : &cpld_regs->misc_mask;
|
||||
}
|
||||
|
||||
static unsigned int
|
||||
irq_to_pic_bit(unsigned int irq)
|
||||
{
|
||||
return 1 << (irq & 0x7);
|
||||
}
|
||||
|
||||
static void
|
||||
cpld_mask_irq(unsigned int irq)
|
||||
{
|
||||
unsigned int cpld_irq = (unsigned int)irq_map[irq].hwirq;
|
||||
void __iomem *pic_mask = irq_to_pic_mask(cpld_irq);
|
||||
|
||||
out_8(pic_mask,
|
||||
in_8(pic_mask) | irq_to_pic_bit(cpld_irq));
|
||||
}
|
||||
|
||||
static void
|
||||
cpld_unmask_irq(unsigned int irq)
|
||||
{
|
||||
unsigned int cpld_irq = (unsigned int)irq_map[irq].hwirq;
|
||||
void __iomem *pic_mask = irq_to_pic_mask(cpld_irq);
|
||||
|
||||
out_8(pic_mask,
|
||||
in_8(pic_mask) & ~irq_to_pic_bit(cpld_irq));
|
||||
}
|
||||
|
||||
static struct irq_chip cpld_pic = {
|
||||
.typename = " CPLD PIC ",
|
||||
.mask = cpld_mask_irq,
|
||||
.ack = cpld_mask_irq,
|
||||
.unmask = cpld_unmask_irq,
|
||||
};
|
||||
|
||||
static int
|
||||
cpld_pic_get_irq(int offset, u8 ignore, u8 __iomem *statusp,
|
||||
u8 __iomem *maskp)
|
||||
{
|
||||
int cpld_irq;
|
||||
u8 status = in_8(statusp);
|
||||
u8 mask = in_8(maskp);
|
||||
|
||||
/* ignore don't cares and masked irqs */
|
||||
status |= (ignore | mask);
|
||||
|
||||
if (status == 0xff)
|
||||
return NO_IRQ_IGNORE;
|
||||
|
||||
cpld_irq = ffz(status) + offset;
|
||||
|
||||
return irq_linear_revmap(cpld_pic_host, cpld_irq);
|
||||
}
|
||||
|
||||
static void
|
||||
cpld_pic_cascade(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
irq = cpld_pic_get_irq(0, PCI_IGNORE, &cpld_regs->pci_status,
|
||||
&cpld_regs->pci_mask);
|
||||
if (irq != NO_IRQ && irq != NO_IRQ_IGNORE) {
|
||||
generic_handle_irq(irq);
|
||||
return;
|
||||
}
|
||||
|
||||
irq = cpld_pic_get_irq(8, MISC_IGNORE, &cpld_regs->misc_status,
|
||||
&cpld_regs->misc_mask);
|
||||
if (irq != NO_IRQ && irq != NO_IRQ_IGNORE) {
|
||||
generic_handle_irq(irq);
|
||||
return;
|
||||
}
|
||||
}
|
||||
|
||||
static int
|
||||
cpld_pic_host_match(struct irq_host *h, struct device_node *node)
|
||||
{
|
||||
return cpld_pic_node == node;
|
||||
}
|
||||
|
||||
static int
|
||||
cpld_pic_host_map(struct irq_host *h, unsigned int virq,
|
||||
irq_hw_number_t hw)
|
||||
{
|
||||
get_irq_desc(virq)->status |= IRQ_LEVEL;
|
||||
set_irq_chip_and_handler(virq, &cpld_pic, handle_level_irq);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct
|
||||
irq_host_ops cpld_pic_host_ops = {
|
||||
.match = cpld_pic_host_match,
|
||||
.map = cpld_pic_host_map,
|
||||
};
|
||||
|
||||
void __init
|
||||
mpc5121_ads_cpld_map(void)
|
||||
{
|
||||
struct device_node *np = NULL;
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,mpc5121ads-cpld-pic");
|
||||
if (!np) {
|
||||
printk(KERN_ERR "CPLD PIC init: can not find cpld-pic node\n");
|
||||
return;
|
||||
}
|
||||
|
||||
cpld_regs = of_iomap(np, 0);
|
||||
of_node_put(np);
|
||||
}
|
||||
|
||||
void __init
|
||||
mpc5121_ads_cpld_pic_init(void)
|
||||
{
|
||||
unsigned int cascade_irq;
|
||||
struct device_node *np = NULL;
|
||||
|
||||
pr_debug("cpld_ic_init\n");
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,mpc5121ads-cpld-pic");
|
||||
if (!np) {
|
||||
printk(KERN_ERR "CPLD PIC init: can not find cpld-pic node\n");
|
||||
return;
|
||||
}
|
||||
|
||||
if (!cpld_regs)
|
||||
goto end;
|
||||
|
||||
cascade_irq = irq_of_parse_and_map(np, 0);
|
||||
if (cascade_irq == NO_IRQ)
|
||||
goto end;
|
||||
|
||||
/*
|
||||
* statically route touch screen pendown through 1
|
||||
* and ignore it here
|
||||
* route all others through our cascade irq
|
||||
*/
|
||||
out_8(&cpld_regs->route, 0xfd);
|
||||
out_8(&cpld_regs->pci_mask, 0xff);
|
||||
/* unmask pci ints in misc mask */
|
||||
out_8(&cpld_regs->misc_mask, ~(MISC_IGNORE));
|
||||
|
||||
cpld_pic_node = of_node_get(np);
|
||||
|
||||
cpld_pic_host =
|
||||
irq_alloc_host(np, IRQ_HOST_MAP_LINEAR, 16, &cpld_pic_host_ops, 16);
|
||||
if (!cpld_pic_host) {
|
||||
printk(KERN_ERR "CPLD PIC: failed to allocate irq host!\n");
|
||||
goto end;
|
||||
}
|
||||
|
||||
set_irq_chained_handler(cascade_irq, cpld_pic_cascade);
|
||||
end:
|
||||
of_node_put(np);
|
||||
}
|
|
@ -0,0 +1,58 @@
|
|||
/*
|
||||
* Copyright (C) 2007,2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* Author: John Rigby, <jrigby@freescale.com>
|
||||
*
|
||||
* Description:
|
||||
* MPC5121 SoC setup
|
||||
*
|
||||
* This is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
*/
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/of_platform.h>
|
||||
|
||||
#include <asm/machdep.h>
|
||||
#include <asm/ipic.h>
|
||||
#include <asm/prom.h>
|
||||
#include <asm/time.h>
|
||||
|
||||
#include "mpc512x.h"
|
||||
|
||||
/*
|
||||
* list of supported boards
|
||||
*/
|
||||
static char *board[] __initdata = {
|
||||
"prt,prtlvt",
|
||||
NULL
|
||||
};
|
||||
|
||||
/*
|
||||
* Called very early, MMU is off, device-tree isn't unflattened
|
||||
*/
|
||||
static int __init mpc5121_generic_probe(void)
|
||||
{
|
||||
unsigned long node = of_get_flat_dt_root();
|
||||
int i = 0;
|
||||
|
||||
while (board[i]) {
|
||||
if (of_flat_dt_is_compatible(node, board[i]))
|
||||
break;
|
||||
i++;
|
||||
}
|
||||
|
||||
return board[i] != NULL;
|
||||
}
|
||||
|
||||
define_machine(mpc5121_generic) {
|
||||
.name = "MPC5121 generic",
|
||||
.probe = mpc5121_generic_probe,
|
||||
.init = mpc512x_declare_of_platform_devices,
|
||||
.init_IRQ = mpc512x_init_IRQ,
|
||||
.get_irq = ipic_get_irq,
|
||||
.calibrate_decr = generic_calibrate_decr,
|
||||
};
|
|
@ -0,0 +1,17 @@
|
|||
/*
|
||||
* Copyright (C) 2007 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by the
|
||||
* Free Software Foundation; either version 2 of the License, or (at your
|
||||
* option) any later version.
|
||||
*
|
||||
* Prototypes for MPC512x shared code
|
||||
*/
|
||||
|
||||
#ifndef __MPC512X_H__
|
||||
#define __MPC512X_H__
|
||||
extern unsigned long mpc512x_find_ips_freq(struct device_node *node);
|
||||
extern void __init mpc512x_init_IRQ(void);
|
||||
void __init mpc512x_declare_of_platform_devices(void);
|
||||
#endif /* __MPC512X_H__ */
|
|
@ -0,0 +1,83 @@
|
|||
/*
|
||||
* Copyright (C) 2007,2008 Freescale Semiconductor, Inc. All rights reserved.
|
||||
*
|
||||
* Author: John Rigby <jrigby@freescale.com>
|
||||
*
|
||||
* Description:
|
||||
* MPC512x Shared code
|
||||
*
|
||||
* This is free software; you can redistribute it and/or modify it
|
||||
* under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*/
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/irq.h>
|
||||
#include <linux/of_platform.h>
|
||||
|
||||
#include <asm/machdep.h>
|
||||
#include <asm/ipic.h>
|
||||
#include <asm/prom.h>
|
||||
#include <asm/time.h>
|
||||
|
||||
#include "mpc512x.h"
|
||||
|
||||
unsigned long
|
||||
mpc512x_find_ips_freq(struct device_node *node)
|
||||
{
|
||||
struct device_node *np;
|
||||
const unsigned int *p_ips_freq = NULL;
|
||||
|
||||
of_node_get(node);
|
||||
while (node) {
|
||||
p_ips_freq = of_get_property(node, "bus-frequency", NULL);
|
||||
if (p_ips_freq)
|
||||
break;
|
||||
|
||||
np = of_get_parent(node);
|
||||
of_node_put(node);
|
||||
node = np;
|
||||
}
|
||||
if (node)
|
||||
of_node_put(node);
|
||||
|
||||
return p_ips_freq ? *p_ips_freq : 0;
|
||||
}
|
||||
EXPORT_SYMBOL(mpc512x_find_ips_freq);
|
||||
|
||||
void __init mpc512x_init_IRQ(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
|
||||
np = of_find_compatible_node(NULL, NULL, "fsl,mpc5121-ipic");
|
||||
if (!np)
|
||||
return;
|
||||
|
||||
ipic_init(np, 0);
|
||||
of_node_put(np);
|
||||
|
||||
/*
|
||||
* Initialize the default interrupt mapping priorities,
|
||||
* in case the boot rom changed something on us.
|
||||
*/
|
||||
ipic_set_default_priority();
|
||||
}
|
||||
|
||||
/*
|
||||
* Nodes to do bus probe on, soc and localbus
|
||||
*/
|
||||
static struct of_device_id __initdata of_bus_ids[] = {
|
||||
{ .compatible = "fsl,mpc5121-immr", },
|
||||
{ .compatible = "fsl,mpc5121-localbus", },
|
||||
{},
|
||||
};
|
||||
|
||||
void __init mpc512x_declare_of_platform_devices(void)
|
||||
{
|
||||
if (of_platform_bus_probe(NULL, of_bus_ids, NULL))
|
||||
printk(KERN_ERR __FILE__ ": "
|
||||
"Error while probing of_platform bus\n");
|
||||
}
|
||||
|
|
@ -63,6 +63,7 @@
|
|||
|
||||
#define MPC52xx_PCI_TCR_P 0x01000000
|
||||
#define MPC52xx_PCI_TCR_LD 0x00010000
|
||||
#define MPC52xx_PCI_TCR_WCT8 0x00000008
|
||||
|
||||
#define MPC52xx_PCI_TBATR_DISABLE 0x0
|
||||
#define MPC52xx_PCI_TBATR_ENABLE 0x1
|
||||
|
@ -313,7 +314,7 @@ mpc52xx_pci_setup(struct pci_controller *hose,
|
|||
out_be32(&pci_regs->tbatr1,
|
||||
MPC52xx_PCI_TBATR_ENABLE | MPC52xx_PCI_TARGET_MEM );
|
||||
|
||||
out_be32(&pci_regs->tcr, MPC52xx_PCI_TCR_LD);
|
||||
out_be32(&pci_regs->tcr, MPC52xx_PCI_TCR_LD | MPC52xx_PCI_TCR_WCT8);
|
||||
|
||||
tmp = in_be32(&pci_regs->gscr);
|
||||
#if 0
|
||||
|
|
|
@ -443,7 +443,7 @@ mpc52xx_bcom_probe(struct of_device *op, const struct of_device_id *match)
|
|||
|
||||
/* Done ! */
|
||||
printk(KERN_INFO "DMA: MPC52xx BestComm engine @%08lx ok !\n",
|
||||
bcom_eng->regs_base);
|
||||
(long)bcom_eng->regs_base);
|
||||
|
||||
return 0;
|
||||
|
||||
|
|
|
@ -20,6 +20,7 @@
|
|||
#include <asm/io.h>
|
||||
|
||||
#include <asm/mpc52xx.h>
|
||||
#include <asm/mpc52xx_psc.h>
|
||||
|
||||
#include "bestcomm.h"
|
||||
#include "bestcomm_priv.h"
|
||||
|
@ -253,6 +254,100 @@ bcom_gen_bd_tx_release(struct bcom_task *tsk)
|
|||
}
|
||||
EXPORT_SYMBOL_GPL(bcom_gen_bd_tx_release);
|
||||
|
||||
/* ---------------------------------------------------------------------
|
||||
* PSC support code
|
||||
*/
|
||||
|
||||
/**
|
||||
* bcom_psc_parameters - Bestcomm initialization value table for PSC devices
|
||||
*
|
||||
* This structure is only used internally. It is a lookup table for PSC
|
||||
* specific parameters to bestcomm tasks.
|
||||
*/
|
||||
static struct bcom_psc_params {
|
||||
int rx_initiator;
|
||||
int rx_ipr;
|
||||
int tx_initiator;
|
||||
int tx_ipr;
|
||||
} bcom_psc_params[] = {
|
||||
[0] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC1_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC1_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC1_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC1_TX,
|
||||
},
|
||||
[1] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC2_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC2_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC2_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC2_TX,
|
||||
},
|
||||
[2] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC3_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC3_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC3_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC3_TX,
|
||||
},
|
||||
[3] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC4_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC4_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC4_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC4_TX,
|
||||
},
|
||||
[4] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC5_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC5_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC5_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC5_TX,
|
||||
},
|
||||
[5] = {
|
||||
.rx_initiator = BCOM_INITIATOR_PSC6_RX,
|
||||
.rx_ipr = BCOM_IPR_PSC6_RX,
|
||||
.tx_initiator = BCOM_INITIATOR_PSC6_TX,
|
||||
.tx_ipr = BCOM_IPR_PSC6_TX,
|
||||
},
|
||||
};
|
||||
|
||||
/**
|
||||
* bcom_psc_gen_bd_rx_init - Allocate a receive bcom_task for a PSC port
|
||||
* @psc_num: Number of the PSC to allocate a task for
|
||||
* @queue_len: number of buffer descriptors to allocate for the task
|
||||
* @fifo: physical address of FIFO register
|
||||
* @maxbufsize: Maximum receive data size in bytes.
|
||||
*
|
||||
* Allocate a bestcomm task structure for receiving data from a PSC.
|
||||
*/
|
||||
struct bcom_task * bcom_psc_gen_bd_rx_init(unsigned psc_num, int queue_len,
|
||||
phys_addr_t fifo, int maxbufsize)
|
||||
{
|
||||
if (psc_num >= MPC52xx_PSC_MAXNUM)
|
||||
return NULL;
|
||||
|
||||
return bcom_gen_bd_rx_init(queue_len, fifo,
|
||||
bcom_psc_params[psc_num].rx_initiator,
|
||||
bcom_psc_params[psc_num].rx_ipr,
|
||||
maxbufsize);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(bcom_psc_gen_bd_rx_init);
|
||||
|
||||
/**
|
||||
* bcom_psc_gen_bd_tx_init - Allocate a transmit bcom_task for a PSC port
|
||||
* @psc_num: Number of the PSC to allocate a task for
|
||||
* @queue_len: number of buffer descriptors to allocate for the task
|
||||
* @fifo: physical address of FIFO register
|
||||
*
|
||||
* Allocate a bestcomm task structure for transmitting data to a PSC.
|
||||
*/
|
||||
struct bcom_task *
|
||||
bcom_psc_gen_bd_tx_init(unsigned psc_num, int queue_len, phys_addr_t fifo)
|
||||
{
|
||||
struct psc;
|
||||
return bcom_gen_bd_tx_init(queue_len, fifo,
|
||||
bcom_psc_params[psc_num].tx_initiator,
|
||||
bcom_psc_params[psc_num].tx_ipr);
|
||||
}
|
||||
EXPORT_SYMBOL_GPL(bcom_psc_gen_bd_tx_init);
|
||||
|
||||
|
||||
MODULE_DESCRIPTION("BestComm General Buffer Descriptor tasks driver");
|
||||
MODULE_AUTHOR("Jeff Gibbons <jeff.gibbons@appspec.com>");
|
||||
|
|
|
@ -44,5 +44,10 @@ extern void
|
|||
bcom_gen_bd_tx_release(struct bcom_task *tsk);
|
||||
|
||||
|
||||
/* PSC support utility wrappers */
|
||||
struct bcom_task * bcom_psc_gen_bd_rx_init(unsigned psc_num, int queue_len,
|
||||
phys_addr_t fifo, int maxbufsize);
|
||||
struct bcom_task * bcom_psc_gen_bd_tx_init(unsigned psc_num, int queue_len,
|
||||
phys_addr_t fifo);
|
||||
#endif /* __BESTCOMM_GEN_BD_H__ */
|
||||
|
||||
|
|
|
@ -86,7 +86,7 @@ int bcom_sram_init(struct device_node *sram_node, char *owner)
|
|||
if (!bcom_sram->base_virt) {
|
||||
printk(KERN_ERR "%s: bcom_sram_init: "
|
||||
"Map error SRAM zone 0x%08lx (0x%0x)!\n",
|
||||
owner, bcom_sram->base_phys, bcom_sram->size );
|
||||
owner, (long)bcom_sram->base_phys, bcom_sram->size );
|
||||
rv = -ENOMEM;
|
||||
goto error_release;
|
||||
}
|
||||
|
|
|
@ -414,139 +414,6 @@ err:
|
|||
|
||||
arch_initcall(gfar_of_init);
|
||||
|
||||
#ifdef CONFIG_I2C_BOARDINFO
|
||||
#include <linux/i2c.h>
|
||||
struct i2c_driver_device {
|
||||
char *of_device;
|
||||
char *i2c_type;
|
||||
};
|
||||
|
||||
static struct i2c_driver_device i2c_devices[] __initdata = {
|
||||
{"ricoh,rs5c372a", "rs5c372a"},
|
||||
{"ricoh,rs5c372b", "rs5c372b"},
|
||||
{"ricoh,rv5c386", "rv5c386"},
|
||||
{"ricoh,rv5c387a", "rv5c387a"},
|
||||
{"dallas,ds1307", "ds1307"},
|
||||
{"dallas,ds1337", "ds1337"},
|
||||
{"dallas,ds1338", "ds1338"},
|
||||
{"dallas,ds1339", "ds1339"},
|
||||
{"dallas,ds1340", "ds1340"},
|
||||
{"stm,m41t00", "m41t00"},
|
||||
{"dallas,ds1374", "ds1374"},
|
||||
{"cirrus,cs4270", "cs4270"},
|
||||
};
|
||||
|
||||
static int __init of_find_i2c_driver(struct device_node *node,
|
||||
struct i2c_board_info *info)
|
||||
{
|
||||
int i;
|
||||
|
||||
for (i = 0; i < ARRAY_SIZE(i2c_devices); i++) {
|
||||
if (!of_device_is_compatible(node, i2c_devices[i].of_device))
|
||||
continue;
|
||||
if (strlcpy(info->type, i2c_devices[i].i2c_type,
|
||||
I2C_NAME_SIZE) >= I2C_NAME_SIZE)
|
||||
return -ENOMEM;
|
||||
return 0;
|
||||
}
|
||||
|
||||
pr_warning("fsl_soc.c: unrecognized i2c node %s\n",
|
||||
(const char *) of_get_property(node, "compatible", NULL));
|
||||
|
||||
return -ENODEV;
|
||||
}
|
||||
|
||||
static void __init of_register_i2c_devices(struct device_node *adap_node,
|
||||
int bus_num)
|
||||
{
|
||||
struct device_node *node = NULL;
|
||||
|
||||
while ((node = of_get_next_child(adap_node, node))) {
|
||||
struct i2c_board_info info = {};
|
||||
const u32 *addr;
|
||||
int len;
|
||||
|
||||
addr = of_get_property(node, "reg", &len);
|
||||
if (!addr || len < sizeof(int) || *addr > (1 << 10) - 1) {
|
||||
printk(KERN_WARNING "fsl_soc.c: invalid i2c device entry\n");
|
||||
continue;
|
||||
}
|
||||
|
||||
info.irq = irq_of_parse_and_map(node, 0);
|
||||
if (info.irq == NO_IRQ)
|
||||
info.irq = -1;
|
||||
|
||||
if (of_find_i2c_driver(node, &info) < 0)
|
||||
continue;
|
||||
|
||||
info.addr = *addr;
|
||||
|
||||
i2c_register_board_info(bus_num, &info, 1);
|
||||
}
|
||||
}
|
||||
|
||||
static int __init fsl_i2c_of_init(void)
|
||||
{
|
||||
struct device_node *np;
|
||||
unsigned int i = 0;
|
||||
struct platform_device *i2c_dev;
|
||||
int ret;
|
||||
|
||||
for_each_compatible_node(np, NULL, "fsl-i2c") {
|
||||
struct resource r[2];
|
||||
struct fsl_i2c_platform_data i2c_data;
|
||||
const unsigned char *flags = NULL;
|
||||
int idx;
|
||||
const u32 *iprop;
|
||||
|
||||
memset(&r, 0, sizeof(r));
|
||||
memset(&i2c_data, 0, sizeof(i2c_data));
|
||||
|
||||
ret = of_address_to_resource(np, 0, &r[0]);
|
||||
if (ret)
|
||||
goto err;
|
||||
|
||||
of_irq_to_resource(np, 0, &r[1]);
|
||||
|
||||
iprop = of_get_property(np, "cell-index", NULL);
|
||||
idx = iprop ? *iprop : i;
|
||||
|
||||
i2c_dev = platform_device_register_simple("fsl-i2c", idx, r, 2);
|
||||
if (IS_ERR(i2c_dev)) {
|
||||
ret = PTR_ERR(i2c_dev);
|
||||
goto err;
|
||||
}
|
||||
|
||||
i2c_data.device_flags = 0;
|
||||
flags = of_get_property(np, "dfsrr", NULL);
|
||||
if (flags)
|
||||
i2c_data.device_flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
|
||||
|
||||
flags = of_get_property(np, "fsl5200-clocking", NULL);
|
||||
if (flags)
|
||||
i2c_data.device_flags |= FSL_I2C_DEV_CLOCK_5200;
|
||||
|
||||
ret =
|
||||
platform_device_add_data(i2c_dev, &i2c_data,
|
||||
sizeof(struct
|
||||
fsl_i2c_platform_data));
|
||||
if (ret)
|
||||
goto unreg;
|
||||
|
||||
of_register_i2c_devices(np, idx);
|
||||
i++;
|
||||
}
|
||||
|
||||
return 0;
|
||||
|
||||
unreg:
|
||||
platform_device_unregister(i2c_dev);
|
||||
err:
|
||||
return ret;
|
||||
}
|
||||
|
||||
arch_initcall(fsl_i2c_of_init);
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_PPC_83xx
|
||||
static int __init mpc83xx_wdt_init(void)
|
||||
|
|
|
@ -16,10 +16,10 @@
|
|||
#include <linux/slab.h>
|
||||
#include <linux/delay.h>
|
||||
#include <linux/libata.h>
|
||||
#include <linux/of_platform.h>
|
||||
|
||||
#include <asm/types.h>
|
||||
#include <asm/prom.h>
|
||||
#include <asm/of_platform.h>
|
||||
#include <asm/mpc52xx.h>
|
||||
|
||||
|
||||
|
|
|
@ -17,7 +17,8 @@
|
|||
#include <linux/module.h>
|
||||
#include <linux/sched.h>
|
||||
#include <linux/init.h>
|
||||
#include <linux/platform_device.h>
|
||||
#include <linux/of_platform.h>
|
||||
#include <linux/of_i2c.h>
|
||||
|
||||
#include <asm/io.h>
|
||||
#include <linux/fsl_devices.h>
|
||||
|
@ -25,13 +26,13 @@
|
|||
#include <linux/interrupt.h>
|
||||
#include <linux/delay.h>
|
||||
|
||||
#define MPC_I2C_ADDR 0x00
|
||||
#define DRV_NAME "mpc-i2c"
|
||||
|
||||
#define MPC_I2C_FDR 0x04
|
||||
#define MPC_I2C_CR 0x08
|
||||
#define MPC_I2C_SR 0x0c
|
||||
#define MPC_I2C_DR 0x10
|
||||
#define MPC_I2C_DFSRR 0x14
|
||||
#define MPC_I2C_REGION 0x20
|
||||
|
||||
#define CCR_MEN 0x80
|
||||
#define CCR_MIEN 0x40
|
||||
|
@ -315,102 +316,117 @@ static struct i2c_adapter mpc_ops = {
|
|||
.timeout = 1,
|
||||
};
|
||||
|
||||
static int fsl_i2c_probe(struct platform_device *pdev)
|
||||
static int __devinit fsl_i2c_probe(struct of_device *op, const struct of_device_id *match)
|
||||
{
|
||||
int result = 0;
|
||||
struct mpc_i2c *i2c;
|
||||
struct fsl_i2c_platform_data *pdata;
|
||||
struct resource *r = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
||||
|
||||
pdata = (struct fsl_i2c_platform_data *) pdev->dev.platform_data;
|
||||
|
||||
i2c = kzalloc(sizeof(*i2c), GFP_KERNEL);
|
||||
if (!i2c)
|
||||
return -ENOMEM;
|
||||
|
||||
i2c->irq = platform_get_irq(pdev, 0);
|
||||
if (i2c->irq < 0)
|
||||
i2c->irq = NO_IRQ; /* Use polling */
|
||||
if (of_get_property(op->node, "dfsrr", NULL))
|
||||
i2c->flags |= FSL_I2C_DEV_SEPARATE_DFSRR;
|
||||
|
||||
if (of_device_is_compatible(op->node, "fsl,mpc5200-i2c") ||
|
||||
of_device_is_compatible(op->node, "mpc5200-i2c"))
|
||||
i2c->flags |= FSL_I2C_DEV_CLOCK_5200;
|
||||
|
||||
i2c->flags = pdata->device_flags;
|
||||
init_waitqueue_head(&i2c->queue);
|
||||
|
||||
i2c->base = ioremap((phys_addr_t)r->start, MPC_I2C_REGION);
|
||||
|
||||
i2c->base = of_iomap(op->node, 0);
|
||||
if (!i2c->base) {
|
||||
printk(KERN_ERR "i2c-mpc - failed to map controller\n");
|
||||
result = -ENOMEM;
|
||||
goto fail_map;
|
||||
}
|
||||
|
||||
if (i2c->irq != NO_IRQ)
|
||||
if ((result = request_irq(i2c->irq, mpc_i2c_isr,
|
||||
IRQF_SHARED, "i2c-mpc", i2c)) < 0) {
|
||||
printk(KERN_ERR
|
||||
"i2c-mpc - failed to attach interrupt\n");
|
||||
goto fail_irq;
|
||||
i2c->irq = irq_of_parse_and_map(op->node, 0);
|
||||
if (i2c->irq != NO_IRQ) { /* i2c->irq = NO_IRQ implies polling */
|
||||
result = request_irq(i2c->irq, mpc_i2c_isr,
|
||||
IRQF_SHARED, "i2c-mpc", i2c);
|
||||
if (result < 0) {
|
||||
printk(KERN_ERR "i2c-mpc - failed to attach interrupt\n");
|
||||
goto fail_request;
|
||||
}
|
||||
}
|
||||
|
||||
mpc_i2c_setclock(i2c);
|
||||
platform_set_drvdata(pdev, i2c);
|
||||
|
||||
dev_set_drvdata(&op->dev, i2c);
|
||||
|
||||
i2c->adap = mpc_ops;
|
||||
i2c->adap.nr = pdev->id;
|
||||
i2c_set_adapdata(&i2c->adap, i2c);
|
||||
i2c->adap.dev.parent = &pdev->dev;
|
||||
if ((result = i2c_add_numbered_adapter(&i2c->adap)) < 0) {
|
||||
i2c->adap.dev.parent = &op->dev;
|
||||
|
||||
result = i2c_add_adapter(&i2c->adap);
|
||||
if (result < 0) {
|
||||
printk(KERN_ERR "i2c-mpc - failed to add adapter\n");
|
||||
goto fail_add;
|
||||
}
|
||||
of_register_i2c_devices(&i2c->adap, op->node);
|
||||
|
||||
return result;
|
||||
|
||||
fail_add:
|
||||
if (i2c->irq != NO_IRQ)
|
||||
free_irq(i2c->irq, i2c);
|
||||
fail_irq:
|
||||
iounmap(i2c->base);
|
||||
fail_map:
|
||||
fail_add:
|
||||
dev_set_drvdata(&op->dev, NULL);
|
||||
free_irq(i2c->irq, i2c);
|
||||
fail_request:
|
||||
irq_dispose_mapping(i2c->irq);
|
||||
iounmap(i2c->base);
|
||||
fail_map:
|
||||
kfree(i2c);
|
||||
return result;
|
||||
};
|
||||
|
||||
static int fsl_i2c_remove(struct platform_device *pdev)
|
||||
static int __devexit fsl_i2c_remove(struct of_device *op)
|
||||
{
|
||||
struct mpc_i2c *i2c = platform_get_drvdata(pdev);
|
||||
struct mpc_i2c *i2c = dev_get_drvdata(&op->dev);
|
||||
|
||||
i2c_del_adapter(&i2c->adap);
|
||||
platform_set_drvdata(pdev, NULL);
|
||||
dev_set_drvdata(&op->dev, NULL);
|
||||
|
||||
if (i2c->irq != NO_IRQ)
|
||||
free_irq(i2c->irq, i2c);
|
||||
|
||||
irq_dispose_mapping(i2c->irq);
|
||||
iounmap(i2c->base);
|
||||
kfree(i2c);
|
||||
return 0;
|
||||
};
|
||||
|
||||
/* work with hotplug and coldplug */
|
||||
MODULE_ALIAS("platform:fsl-i2c");
|
||||
static const struct of_device_id mpc_i2c_of_match[] = {
|
||||
{.compatible = "fsl-i2c",},
|
||||
{},
|
||||
};
|
||||
MODULE_DEVICE_TABLE(of, mpc_i2c_of_match);
|
||||
|
||||
|
||||
/* Structure for a device driver */
|
||||
static struct platform_driver fsl_i2c_driver = {
|
||||
.probe = fsl_i2c_probe,
|
||||
.remove = fsl_i2c_remove,
|
||||
.driver = {
|
||||
.owner = THIS_MODULE,
|
||||
.name = "fsl-i2c",
|
||||
static struct of_platform_driver mpc_i2c_driver = {
|
||||
.match_table = mpc_i2c_of_match,
|
||||
.probe = fsl_i2c_probe,
|
||||
.remove = __devexit_p(fsl_i2c_remove),
|
||||
.driver = {
|
||||
.owner = THIS_MODULE,
|
||||
.name = DRV_NAME,
|
||||
},
|
||||
};
|
||||
|
||||
static int __init fsl_i2c_init(void)
|
||||
{
|
||||
return platform_driver_register(&fsl_i2c_driver);
|
||||
int rv;
|
||||
|
||||
rv = of_register_platform_driver(&mpc_i2c_driver);
|
||||
if (rv)
|
||||
printk(KERN_ERR DRV_NAME
|
||||
" of_register_platform_driver failed (%i)\n", rv);
|
||||
return rv;
|
||||
}
|
||||
|
||||
static void __exit fsl_i2c_exit(void)
|
||||
{
|
||||
platform_driver_unregister(&fsl_i2c_driver);
|
||||
of_unregister_platform_driver(&mpc_i2c_driver);
|
||||
}
|
||||
|
||||
module_init(fsl_i2c_init);
|
||||
|
|
|
@ -13,6 +13,7 @@
|
|||
|
||||
#include <linux/i2c.h>
|
||||
#include <linux/of.h>
|
||||
#include <linux/of_i2c.h>
|
||||
#include <linux/module.h>
|
||||
|
||||
struct i2c_driver_device {
|
||||
|
|
|
@ -17,7 +17,7 @@
|
|||
#include <linux/interrupt.h>
|
||||
|
||||
#if defined(CONFIG_PPC_MERGE)
|
||||
#include <asm/of_platform.h>
|
||||
#include <linux/of_platform.h>
|
||||
#else
|
||||
#include <linux/platform_device.h>
|
||||
#endif
|
||||
|
|
|
@ -4,7 +4,7 @@
|
|||
#include <linux/watchdog.h>
|
||||
#include <linux/io.h>
|
||||
#include <linux/spinlock.h>
|
||||
#include <asm/of_platform.h>
|
||||
#include <linux/of_platform.h>
|
||||
#include <asm/uaccess.h>
|
||||
#include <asm/mpc52xx.h>
|
||||
|
||||
|
|
Загрузка…
Ссылка в новой задаче