ARM: dt: tegra: format regs properties consistently
Place each reg "entry" on its own line, and wrap the whole list in <> rather than each individual entry. The convention chosen here is slightly arbitrary, but is not consistent throughout all Tegra files. Signed-off-by: Stephen Warren <swarren@nvidia.com> Acked-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Родитель
c44e438a7f
Коммит
5ff488875b
|
@ -13,8 +13,8 @@
|
|||
compatible = "arm,cortex-a9-gic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
reg = <0x50041000 0x1000>,
|
||||
<0x50040100 0x0100>;
|
||||
reg = <0x50041000 0x1000
|
||||
0x50040100 0x0100>;
|
||||
};
|
||||
|
||||
pmu {
|
||||
|
|
|
@ -13,8 +13,8 @@
|
|||
compatible = "arm,cortex-a9-gic";
|
||||
interrupt-controller;
|
||||
#interrupt-cells = <3>;
|
||||
reg = <0x50041000 0x1000>,
|
||||
<0x50040100 0x0100>;
|
||||
reg = <0x50041000 0x1000
|
||||
0x50040100 0x0100>;
|
||||
};
|
||||
|
||||
pmu {
|
||||
|
@ -186,7 +186,8 @@
|
|||
|
||||
ahub {
|
||||
compatible = "nvidia,tegra30-ahub";
|
||||
reg = <0x70080000 0x200 0x70080200 0x100>;
|
||||
reg = <0x70080000 0x200
|
||||
0x70080200 0x100>;
|
||||
interrupts = <0 103 0x04>;
|
||||
nvidia,dma-request-selector = <&apbdma 1>;
|
||||
|
||||
|
|
Загрузка…
Ссылка в новой задаче