ARM: dts: qcom: Update msm8960 device trees

* Move SoC peripherals into an SoC container node
* Move serial enabling into board file (qcom-msm8960-cdp.dts)
* Cleanup cpu node to match binding spec, enable-method and compatible
  should be per cpu, not part of the container
* Drop interrupts property from l2-cache node as its not part of the
  binding spec
* Add GSBI node and configuration of GSBI controller

Signed-off-by: Kumar Gala <galak@codeaurora.org>

arch/arm/boot/dts/qcom-msm8960-cdp.dts

@@ -3,4 +3,14 @@
 / {
 	model = "Qualcomm MSM8960 CDP";
 	compatible = "qcom,msm8960-cdp", "qcom,msm8960";
+
+	soc {
+		gsbi@16400000 {
+			status = "ok";
+			qcom,mode = <GSBI_PROT_I2C_UART>;
+			serial@16440000 {
+				status = "ok";
+			};
+		};
+	};
 };

arch/arm/boot/dts/qcom-msm8960.dtsi

@@ -3,6 +3,7 @@
 /include/ "skeleton.dtsi"
 
 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
+#include <dt-bindings/soc/qcom,gsbi.h>
 
 / {
 	model = "Qualcomm MSM8960";
@@ -13,10 +14,10 @@
 		#address-cells = <1>;
 		#size-cells = <0>;
 		interrupts = <1 14 0x304>;
-		compatible = "qcom,krait";
-		enable-method = "qcom,kpss-acc-v1";
 
 		cpu@0 {
+			compatible = "qcom,krait";
+			enable-method = "qcom,kpss-acc-v1";
 			device_type = "cpu";
 			reg = <0>;
 			next-level-cache = <&L2>;
@@ -25,6 +26,8 @@
 		};
 
 		cpu@1 {
+			compatible = "qcom,krait";
+			enable-method = "qcom,kpss-acc-v1";
 			device_type = "cpu";
 			reg = <1>;
 			next-level-cache = <&L2>;
@@ -35,7 +38,6 @@
 		L2: l2-cache {
 			compatible = "cache";
 			cache-level = <2>;
-			interrupts = <0 2 0x4>;
 		};
 	};
 
@@ -45,91 +47,109 @@
 		qcom,no-pc-write;
 	};
 
-	intc: interrupt-controller@2000000 {
+	soc: soc {
-		compatible = "qcom,msm-qgic2";
+		#address-cells = <1>;
-		interrupt-controller;
+		#size-cells = <1>;
-		#interrupt-cells = <3>;
+		ranges;
-		reg = < 0x02000000 0x1000 >,
+		compatible = "simple-bus";
-		      < 0x02002000 0x1000 >;
-	};
 
-	timer@200a000 {
+		intc: interrupt-controller@2000000 {
-		compatible = "qcom,kpss-timer", "qcom,msm-timer";
+			compatible = "qcom,msm-qgic2";
-		interrupts = <1 1 0x301>,
+			interrupt-controller;
-			     <1 2 0x301>,
+			#interrupt-cells = <3>;
-			     <1 3 0x301>;
+			reg = <0x02000000 0x1000>,
-		reg = <0x0200a000 0x100>;
+			      <0x02002000 0x1000>;
-		clock-frequency = <27000000>,
+		};
-				  <32768>;
-		cpu-offset = <0x80000>;
-	};
 
-	msmgpio: gpio@800000 {
+		timer@200a000 {
-		compatible = "qcom,msm-gpio";
+			compatible = "qcom,kpss-timer", "qcom,msm-timer";
-		gpio-controller;
+			interrupts = <1 1 0x301>,
-		#gpio-cells = <2>;
+				     <1 2 0x301>,
-		ngpio = <150>;
+				     <1 3 0x301>;
-		interrupts = <0 16 0x4>;
+			reg = <0x0200a000 0x100>;
-		interrupt-controller;
+			clock-frequency = <27000000>,
-		#interrupt-cells = <2>;
+					  <32768>;
-		reg = <0x800000 0x4000>;
+			cpu-offset = <0x80000>;
-	};
+		};
 
-	gcc: clock-controller@900000 {
+		msmgpio: gpio@800000 {
-		compatible = "qcom,gcc-msm8960";
+			compatible = "qcom,msm-gpio";
-		#clock-cells = <1>;
+			gpio-controller;
-		#reset-cells = <1>;
+			#gpio-cells = <2>;
-		reg = <0x900000 0x4000>;
+			ngpio = <150>;
-	};
+			interrupts = <0 16 0x4>;
+			interrupt-controller;
+			#interrupt-cells = <2>;
+			reg = <0x800000 0x4000>;
+		};
 
-	clock-controller@4000000 {
+		gcc: clock-controller@900000 {
-		compatible = "qcom,mmcc-msm8960";
+			compatible = "qcom,gcc-msm8960";
-		reg = <0x4000000 0x1000>;
+			#clock-cells = <1>;
-		#clock-cells = <1>;
+			#reset-cells = <1>;
-		#reset-cells = <1>;
+			reg = <0x900000 0x4000>;
-	};
+		};
 
-	acc0: clock-controller@2088000 {
+		clock-controller@4000000 {
-		compatible = "qcom,kpss-acc-v1";
+			compatible = "qcom,mmcc-msm8960";
-		reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
+			reg = <0x4000000 0x1000>;
-	};
+			#clock-cells = <1>;
+			#reset-cells = <1>;
+		};
 
-	acc1: clock-controller@2098000 {
+		acc0: clock-controller@2088000 {
-		compatible = "qcom,kpss-acc-v1";
+			compatible = "qcom,kpss-acc-v1";
-		reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
+			reg = <0x02088000 0x1000>, <0x02008000 0x1000>;
-	};
+		};
 
-	saw0: regulator@2089000 {
+		acc1: clock-controller@2098000 {
-		compatible = "qcom,saw2";
+			compatible = "qcom,kpss-acc-v1";
-		reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
+			reg = <0x02098000 0x1000>, <0x02008000 0x1000>;
-		regulator;
+		};
-	};
 
-	saw1: regulator@2099000 {
+		saw0: regulator@2089000 {
-		compatible = "qcom,saw2";
+			compatible = "qcom,saw2";
-		reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
+			reg = <0x02089000 0x1000>, <0x02009000 0x1000>;
-		regulator;
+			regulator;
-	};
+		};
 
-	serial@16440000 {
+		saw1: regulator@2099000 {
-		compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
+			compatible = "qcom,saw2";
-		reg = <0x16440000 0x1000>,
+			reg = <0x02099000 0x1000>, <0x02009000 0x1000>;
-		      <0x16400000 0x1000>;
+			regulator;
-		interrupts = <0 154 0x0>;
+		};
-		clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>;
-		clock-names = "core", "iface";
-	};
 
-	qcom,ssbi@500000 {
+		gsbi5: gsbi@16400000 {
-		compatible = "qcom,ssbi";
+			compatible = "qcom,gsbi-v1.0.0";
-		reg = <0x500000 0x1000>;
+			reg = <0x16400000 0x100>;
-		qcom,controller-type = "pmic-arbiter";
+			clocks = <&gcc GSBI5_H_CLK>;
-	};
+			clock-names = "iface";
+			#address-cells = <1>;
+			#size-cells = <1>;
+			ranges;
 
-	rng@1a500000 {
+			serial@16440000 {
-		compatible = "qcom,prng";
+				compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm";
-		reg = <0x1a500000 0x200>;
+				reg = <0x16440000 0x1000>,
-		clocks = <&gcc PRNG_CLK>;
+				      <0x16400000 0x1000>;
-		clock-names = "core";
+				interrupts = <0 154 0x0>;
+				clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>;
+				clock-names = "core", "iface";
+				status = "disabled";
+			};
+		};
+
+		qcom,ssbi@500000 {
+			compatible = "qcom,ssbi";
+			reg = <0x500000 0x1000>;
+			qcom,controller-type = "pmic-arbiter";
+		};
+
+		rng@1a500000 {
+			compatible = "qcom,prng";
+			reg = <0x1a500000 0x200>;
+			clocks = <&gcc PRNG_CLK>;
+			clock-names = "core";
+		};
 	};
 };