x86/tsc: Provide a means to disable TSC ART
On systems where multiple chassis are reset asynchronously, and thus the TSC counters are started asynchronously, the offset needed to convert to TSC to ART would be different. Disable ART in that case and rely on the TSC counters to supply the accurate time. Signed-off-by: Mike Travis <mike.travis@hpe.com> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Cc: Prarit Bhargava <prarit@redhat.com> Cc: Dimitri Sivanich <dimitri.sivanich@hpe.com> Cc: Russ Anderson <russ.anderson@hpe.com> Cc: Andrew Banman <andrew.banman@hpe.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Bin Gao <bin.gao@linux.intel.com> Link: https://lkml.kernel.org/r/20171012163202.289397994@stormcage.americas.sgi.com
This commit is contained in:
Родитель
41e7864ab5
Коммит
6c66350d0a
|
@ -962,10 +962,14 @@ static void detect_art(void)
|
|||
if (boot_cpu_data.cpuid_level < ART_CPUID_LEAF)
|
||||
return;
|
||||
|
||||
/* Don't enable ART in a VM, non-stop TSC and TSC_ADJUST required */
|
||||
/*
|
||||
* Don't enable ART in a VM, non-stop TSC and TSC_ADJUST required,
|
||||
* and the TSC counter resets must not occur asynchronously.
|
||||
*/
|
||||
if (boot_cpu_has(X86_FEATURE_HYPERVISOR) ||
|
||||
!boot_cpu_has(X86_FEATURE_NONSTOP_TSC) ||
|
||||
!boot_cpu_has(X86_FEATURE_TSC_ADJUST))
|
||||
!boot_cpu_has(X86_FEATURE_TSC_ADJUST) ||
|
||||
tsc_async_resets)
|
||||
return;
|
||||
|
||||
cpuid(ART_CPUID_LEAF, &art_to_tsc_denominator,
|
||||
|
|
Загрузка…
Ссылка в новой задаче