Staging: slicoss: clean up SLIC_DUMP_ENABLED
As SLIC_DUMP_ENABLED was disabled, remove the code that it was keeping from being built as it was not ever used. This removed a lot. Cc: Lior Dotan <liodot@gmail.com> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
Родитель
e1ecad2794
Коммит
7f75d4739c
|
@ -181,17 +181,6 @@ struct slic_cmdqueue {
|
|||
|
||||
#define SLIC_MAX_CARDS 32
|
||||
#define SLIC_MAX_PORTS 4 /* Max # of ports per card */
|
||||
#if SLIC_DUMP_ENABLED
|
||||
/*
|
||||
Dump buffer size
|
||||
|
||||
This cannot be bigger than the max DMA size the card supports,
|
||||
given the current code structure in the host and ucode.
|
||||
Mojave supports 16K, Oasis supports 16K-1, so
|
||||
just set this at 15K, shouldnt make that much of a diff.
|
||||
*/
|
||||
#define DUMP_BUF_SIZE 0x3C00
|
||||
#endif
|
||||
|
||||
|
||||
struct mcast_address {
|
||||
|
@ -347,30 +336,6 @@ struct sliccard {
|
|||
u32 max_isr_xmits;
|
||||
u32 rcv_interrupt_yields;
|
||||
u32 tx_packets;
|
||||
#if SLIC_DUMP_ENABLED
|
||||
u32 dumpstatus; /* Result of dump UPR */
|
||||
void *cmdbuffer;
|
||||
|
||||
ulong cmdbuffer_phys;
|
||||
u32 cmdbuffer_physl;
|
||||
u32 cmdbuffer_physh;
|
||||
|
||||
u32 dump_count;
|
||||
struct task_struct *dump_task_id;
|
||||
u32 dump_wait_count;
|
||||
uint dumpthread_running; /* has a dump thread been init'd */
|
||||
uint dump_requested; /* 0 no, 1 = reqstd 2=curr 3=done */
|
||||
u32 dumptime_start;
|
||||
u32 dumptime_complete;
|
||||
u32 dumptime_delta;
|
||||
void *dumpbuffer;
|
||||
ulong dumpbuffer_phys;
|
||||
u32 dumpbuffer_physl;
|
||||
u32 dumpbuffer_physh;
|
||||
wait_queue_head_t dump_wq;
|
||||
struct file *dumphandle;
|
||||
mm_segment_t dumpfile_fs;
|
||||
#endif
|
||||
u32 debug_ix;
|
||||
ushort reg_type[32];
|
||||
ushort reg_offset[32];
|
||||
|
@ -550,25 +515,6 @@ struct adapter {
|
|||
struct net_device_stats stats;
|
||||
};
|
||||
|
||||
#if SLIC_DUMP_ENABLED
|
||||
#define SLIC_DUMP_REQUESTED 1
|
||||
#define SLIC_DUMP_IN_PROGRESS 2
|
||||
#define SLIC_DUMP_DONE 3
|
||||
|
||||
/****************************************************************************
|
||||
*
|
||||
* Microcode crash information structure. This
|
||||
* structure is written out to the card's SRAM when the microcode panic's.
|
||||
*
|
||||
****************************************************************************/
|
||||
struct slic_crash_info {
|
||||
ushort cpu_id;
|
||||
ushort crash_pc;
|
||||
};
|
||||
|
||||
#define CRASH_INFO_OFFSET 0x155C
|
||||
|
||||
#endif
|
||||
|
||||
#define UPDATE_STATS(largestat, newstat, oldstat) \
|
||||
{ \
|
||||
|
|
|
@ -1,278 +0,0 @@
|
|||
/*
|
||||
*
|
||||
* Copyright (c) 2000-2002 Alacritech, Inc. All rights reserved.
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
*
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above
|
||||
* copyright notice, this list of conditions and the following
|
||||
* disclaimer in the documentation and/or other materials provided
|
||||
* with the distribution.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY ALACRITECH, INC. ``AS IS'' AND ANY
|
||||
* EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
|
||||
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL ALACRITECH, INC. OR
|
||||
* CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
|
||||
* SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
|
||||
* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF
|
||||
* USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
|
||||
* ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
|
||||
* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
|
||||
* OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
|
||||
* SUCH DAMAGE.
|
||||
*
|
||||
* NO LICENSE TO ANY ALACRITECH PATENT CLAIM IS GRANTED BY ANY COPYRIGHT
|
||||
* LICENSE TO THIS OR OTHER SOFTWARE. THIS SOFTWARE MAY BE COVERED BY
|
||||
* ALACRITECH PATENTS INCLUDING BUT NOT LIMITED TO U.S. PATENT NOS. 6,226,680,
|
||||
* 6,247,060, 6,334,153, 6,389,479, 6,393,487, 6,427,171, 6,427,173
|
||||
* and 6,434,620.
|
||||
* THIS SOFTWARE IS NOT SUBJECT TO THE GNU GENERAL PUBLIC LICENSE (GPL).
|
||||
*
|
||||
* The views and conclusions contained in the software and
|
||||
* documentation are those of the authors and should not be
|
||||
* interpreted as representing official policies, either
|
||||
* expressed or implied, of Alacritech, Inc.
|
||||
*/
|
||||
#ifndef _SLIC_DUMP_H_
|
||||
#define _SLIC_DUMP_H_
|
||||
|
||||
#define DEBUG_SUCCESS 0
|
||||
|
||||
/***********************************************************************
|
||||
*
|
||||
* Utility processor register locations
|
||||
*
|
||||
**********************************************************************/
|
||||
#define UTILITY_RESET 0x0
|
||||
#define UTILITY_ISP_ADDR 0x4 /* Interrupt status Pointer */
|
||||
#define UTILITY_ISR_ADDR 0x8 /* Interrupt status Register */
|
||||
#define UTILITY_ICR_ADDR 0xc /* Interrupt Control Register */
|
||||
#define UTILITY_CPR_ADDR 0x10 /* Command Pointer Register */
|
||||
#define UTILITY_DPR_ADDR 0x14 /* Data Pointer Register */
|
||||
#define UTILITY_DMP_TRQ 0x18 /* Dump queue onto ALU for analyser */
|
||||
#define UTILITY_UPP_ADDR 0x1c /* Bits 63-32 of cmd/data pointer */
|
||||
|
||||
/***********************************************************************
|
||||
*
|
||||
* INIC status register bits
|
||||
*
|
||||
***********************************************************************/
|
||||
#define SLIC_ISR_CC 0x10000000 /* Command complete - synchronous */
|
||||
#define SLIC_ISR_ERR 0x01000000 /* Command Error - synchronous */
|
||||
#define SLIC_ISR_CMD_MASK 0x11000000 /* Command status mask */
|
||||
#define SLIC_ISR_TPH 0x00080000 /* Transmit processor halted - async */
|
||||
#define SLIC_ISR_RPH 0x00040000 /* Receive processor halted - async */
|
||||
|
||||
/***********************************************************************
|
||||
*
|
||||
* INIC Control register values
|
||||
*
|
||||
***********************************************************************/
|
||||
#define SLIC_ICR_OFF 0 /* Interrupts disabled */
|
||||
#define SLIC_ICR_ON 1 /* Interrupts enabled */
|
||||
#define SLIC_ICR_MASK 2 /* Interrupts masked */
|
||||
|
||||
#define WRITE_DREG(reg, value, flush) \
|
||||
{ \
|
||||
writel((value), (reg)); \
|
||||
if ((flush)) { \
|
||||
mb(); \
|
||||
} \
|
||||
}
|
||||
|
||||
/************************************************************************
|
||||
*
|
||||
* Command Format
|
||||
*
|
||||
* Each command contains a command byte which is defined as follows:
|
||||
*
|
||||
* bits: 7-3 2 1-0
|
||||
* ----------------------------------------------
|
||||
* command Alt. Proc Processor
|
||||
*
|
||||
************************************************************************/
|
||||
|
||||
/*
|
||||
* Macro to create the command byte given the command, Alt. Proc, and
|
||||
* Processor values. Note that the macro assumes that the values are
|
||||
* preshifted. That is, the values for alt. proc are 0 for transmit and
|
||||
* 4 for receive.
|
||||
*/
|
||||
#define COMMAND_BYTE(command, alt_proc, proc) ((command) | (alt_proc) | (proc))
|
||||
|
||||
/*
|
||||
* Command values
|
||||
*/
|
||||
#define CMD_HALT 0x0 /* Send a halt to the INIC */
|
||||
#define CMD_RUN 0x8 /* Start the halted INIC */
|
||||
#define CMD_STEP 0x10 /* Single step the inic */
|
||||
#define CMD_BREAK 0x18 /* Set a breakpoint - 8 byte command */
|
||||
#define CMD_RESET_BREAK 0x20 /* Reset a breakpoint - 8 byte cmd */
|
||||
#define CMD_DUMP 0x28 /* Dump INIC memory - 8 byte command */
|
||||
#define CMD_LOAD 0x30 /* Load INIC memory - 8 byte command */
|
||||
#define CMD_MAP 0x38 /* Map out a ROM instruction - 8 BC */
|
||||
#define CMD_CAM_OPS 0x38 /* perform ops on specific CAM */
|
||||
#define CMD_XMT 0x40 /* Transmit frame */
|
||||
#define CMD_RCV 0x48 /* Receive frame */
|
||||
|
||||
/*
|
||||
* Alt. Proc values
|
||||
*
|
||||
* When the proc value is set to the utility processor, the Alt. Proc
|
||||
* specifies which processor handles the debugging.
|
||||
*/
|
||||
#define ALT_PROC_TRANSMIT 0x0
|
||||
#define ALT_PROC_RECEIVE 0x4
|
||||
|
||||
/*
|
||||
* Proc values
|
||||
*/
|
||||
#define PROC_INVALID 0x0
|
||||
#define PROC_NONE 0x0 /* Gigabit use */
|
||||
#define PROC_TRANSMIT 0x1
|
||||
#define PROC_RECEIVE 0x2
|
||||
#define PROC_UTILITY 0x3
|
||||
|
||||
/******************************************************************
|
||||
*
|
||||
* 8 byte command structure definitions
|
||||
*
|
||||
******************************************************************/
|
||||
|
||||
/*
|
||||
* Break and Reset Break command structure
|
||||
*/
|
||||
struct BREAK {
|
||||
unsigned char command; /* Command word defined above */
|
||||
unsigned char resvd;
|
||||
ushort count; /* Number of executions before break */
|
||||
u32 addr; /* Address of break point */
|
||||
};
|
||||
|
||||
/*
|
||||
* Dump and Load command structure
|
||||
*/
|
||||
struct dump_cmd {
|
||||
unsigned char cmd; /* Command word defined above */
|
||||
unsigned char desc; /* Descriptor values - defined below */
|
||||
ushort count; /* number of 4 byte words to be transferred */
|
||||
u32 addr; /* start address of dump or load */
|
||||
};
|
||||
|
||||
/*
|
||||
* Receive or Transmit a frame.
|
||||
*/
|
||||
struct RCV_OR_XMT_FRAME {
|
||||
unsigned char command; /* Command word defined above */
|
||||
unsigned char MacId; /* Mac ID of interface - transmit only */
|
||||
ushort count; /* Length of frame in bytes */
|
||||
u32 pad; /* not used */
|
||||
};
|
||||
|
||||
/*
|
||||
* Values of desc field in DUMP_OR_LOAD structure
|
||||
*/
|
||||
#define DESC_RFILE 0x0 /* Register file */
|
||||
#define DESC_SRAM 0x1 /* SRAM */
|
||||
#define DESC_DRAM 0x2 /* DRAM */
|
||||
#define DESC_QUEUE 0x3 /* queues */
|
||||
#define DESC_REG 0x4 /* General registers (pc, status, etc) */
|
||||
#define DESC_SENSE 0x5 /* Sense register */
|
||||
|
||||
/* Descriptor field definitions for CMD_DUMP_CAM */
|
||||
#define DUMP_CAM_A 0
|
||||
#define DUMP_CAM_B 1 /* unused at present */
|
||||
#define DUMP_CAM_C 2
|
||||
#define DUMP_CAM_D 3
|
||||
#define SEARCH_CAM_A 4
|
||||
#define SEARCH_CAM_C 5
|
||||
|
||||
/*
|
||||
* Map command to replace a command in ROM with a command in WCS
|
||||
*/
|
||||
struct MAP {
|
||||
unsigned char command; /* Command word defined above */
|
||||
unsigned char not_used[3];
|
||||
ushort map_to; /* Instruction address in WCS */
|
||||
ushort map_out; /* Instruction address in ROM */
|
||||
};
|
||||
|
||||
/*
|
||||
* Misc definitions
|
||||
*/
|
||||
#define SLIC_MAX_QUEUE 32 /* Total # of queues on the INIC (0-31)*/
|
||||
#define SLIC_4MAX_REG 512 /* Total # of 4-port file-registers */
|
||||
#define SLIC_1MAX_REG 384 /* Total # of file-registers */
|
||||
#define SLIC_GBMAX_REG 1024 /* Total # of Gbit file-registers */
|
||||
#define SLIC_NUM_REG 32 /* non-file-registers = NUM_REG in tm-simba.h */
|
||||
#define SLIC_GB_CAMA_SZE 32
|
||||
#define SLIC_GB_CAMB_SZE 16
|
||||
#define SLIC_GB_CAMAB_SZE 32
|
||||
#define SLIC_GB_CAMC_SZE 16
|
||||
#define SLIC_GB_CAMD_SZE 16
|
||||
#define SLIC_GB_CAMCD_SZE 32
|
||||
|
||||
/*
|
||||
* Coredump header structure
|
||||
*/
|
||||
struct CORE_Q {
|
||||
u32 queueOff; /* Offset of queue */
|
||||
u32 queuesize; /* size of queue */
|
||||
};
|
||||
|
||||
#define DRIVER_NAME_SIZE 32
|
||||
|
||||
struct sliccore_hdr {
|
||||
unsigned char driver_version[DRIVER_NAME_SIZE]; /* Driver version string */
|
||||
u32 RcvRegOff; /* Offset of receive registers */
|
||||
u32 RcvRegsize; /* size of receive registers */
|
||||
u32 XmtRegOff; /* Offset of transmit registers */
|
||||
u32 XmtRegsize; /* size of transmit registers */
|
||||
u32 FileRegOff; /* Offset of register file */
|
||||
u32 FileRegsize; /* size of register file */
|
||||
u32 SramOff; /* Offset of Sram */
|
||||
u32 Sramsize; /* size of Sram */
|
||||
u32 DramOff; /* Offset of Dram */
|
||||
u32 Dramsize; /* size of Dram */
|
||||
CORE_Q queues[SLIC_MAX_QUEUE]; /* size and offsets of queues */
|
||||
u32 CamAMOff; /* Offset of CAM A contents */
|
||||
u32 CamASize; /* Size of Cam A */
|
||||
u32 CamBMOff; /* Offset of CAM B contents */
|
||||
u32 CamBSize; /* Size of Cam B */
|
||||
u32 CamCMOff; /* Offset of CAM C contents */
|
||||
u32 CamCSize; /* Size of Cam C */
|
||||
u32 CamDMOff; /* Offset of CAM D contents */
|
||||
u32 CamDSize; /* Size of Cam D */
|
||||
};
|
||||
|
||||
/*
|
||||
* definitions needed for our kernel-mode gdb stub.
|
||||
*/
|
||||
/***********************************************************************
|
||||
*
|
||||
* Definitions & Typedefs
|
||||
*
|
||||
**********************************************************************/
|
||||
#define BUFMAX 0x20000 /* 128k - size of input/output buffer */
|
||||
#define BUFMAXP2 5 /* 2**5 (32) 4K pages */
|
||||
|
||||
#define IOCTL_SIMBA_BREAK _IOW('s', 0, unsigned long)
|
||||
/* #define IOCTL_SIMBA_INIT _IOW('s', 1, unsigned long) */
|
||||
#define IOCTL_SIMBA_KILL_TGT_PROC _IOW('s', 2, unsigned long)
|
||||
|
||||
/***********************************************************************
|
||||
*
|
||||
* Global variables
|
||||
*
|
||||
***********************************************************************/
|
||||
|
||||
#define THREADRECEIVE 1 /* bit 0 of StoppedThreads */
|
||||
#define THREADTRANSMIT 2 /* bit 1 of StoppedThreads */
|
||||
#define THREADBOTH 3 /* bit 0 and 1.. */
|
||||
|
||||
#endif /* _SLIC_DUMP_H */
|
|
@ -145,36 +145,4 @@ static int slic_upr_queue_request(struct adapter *adapter,
|
|||
static void slic_mcast_set_list(struct net_device *dev);
|
||||
static void slic_mcast_init_crc32(void);
|
||||
|
||||
#if SLIC_DUMP_ENABLED
|
||||
static int slic_dump_thread(void *context);
|
||||
static uint slic_init_dump_thread(struct sliccard *card);
|
||||
static unsigned char slic_get_dump_index(char *path);
|
||||
static u32 slic_dump_card(struct sliccard *card, bool resume);
|
||||
static u32 slic_dump_halt(struct sliccard *card, unsigned char proc);
|
||||
static u32 slic_dump_reg(struct sliccard *card, unsigned char proc);
|
||||
static u32 slic_dump_data(struct sliccard *card, u32 addr,
|
||||
ushort count, unsigned char desc);
|
||||
static u32 slic_dump_queue(struct sliccard *card, u32 buf_phys,
|
||||
u32 buf_physh, u32 queue);
|
||||
static u32 slic_dump_load_queue(struct sliccard *card, u32 data,
|
||||
u32 queue);
|
||||
static u32 slic_dump_cam(struct sliccard *card, u32 addr,
|
||||
u32 count, unsigned char desc);
|
||||
|
||||
static u32 slic_dump_resume(struct sliccard *card, unsigned char proc);
|
||||
static u32 slic_dump_send_cmd(struct sliccard *card, u32 cmd_phys,
|
||||
u32 cmd_physh, u32 buf_phys,
|
||||
u32 buf_physh);
|
||||
|
||||
#define create_file(x) STATUS_SUCCESS
|
||||
#define write_file(w, x, y, z) STATUS_SUCCESS
|
||||
#define close_file(x) STATUS_SUCCESS
|
||||
#define read_file(w, x, y, z) STATUS_SUCCESS
|
||||
#define open_file(x) STATUS_SUCCESS
|
||||
|
||||
/* PAGE_SIZE * 16 */
|
||||
#define DUMP_PAGE_SIZE 0xFFFF
|
||||
#define DUMP_PAGE_SIZE_HALF 0x7FFE
|
||||
#endif
|
||||
|
||||
#endif /* _SLIC_INCLUDE_H_ */
|
||||
|
|
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
Загрузка…
Ссылка в новой задаче