[MIPS] Enable FAST-20 for onboard scsi
Both onboard controller of the O2 support FAST-20 transfer speeds, but the bit, which signals that to the aic driver, isn't set. Instead of adding detection code to the scsi driver, we just fake the missing bit in the PCI config space of the scsi chips. Signed-off-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
Родитель
f2bc713f15
Коммит
8736595bb2
|
@ -61,6 +61,13 @@ mace_pci_read_config(struct pci_bus *bus, unsigned int devfn,
|
||||||
/* ack possible master abort */
|
/* ack possible master abort */
|
||||||
mace->pci.error &= ~MACEPCI_ERROR_MASTER_ABORT;
|
mace->pci.error &= ~MACEPCI_ERROR_MASTER_ABORT;
|
||||||
mace->pci.control = control;
|
mace->pci.control = control;
|
||||||
|
/*
|
||||||
|
* someone forgot to set the ultra bit for the onboard
|
||||||
|
* scsi chips; we fake it here
|
||||||
|
*/
|
||||||
|
if (bus->number == 0 && reg == 0x40 && size == 4 &&
|
||||||
|
(devfn == (1 << 3) || devfn == (2 << 3)))
|
||||||
|
*val |= 0x1000;
|
||||||
|
|
||||||
DPRINTK("read%d: reg=%08x,val=%02x\n", size * 8, reg, *val);
|
DPRINTK("read%d: reg=%08x,val=%02x\n", size * 8, reg, *val);
|
||||||
|
|
||||||
|
|
Загрузка…
Ссылка в новой задаче