net/macb: force endian_swp_pkt_en to off
The core has a bit for swapping packet data endianism. Reset default from Cadence is off. Xilinx however, who uses this core on the Zynq SoCs, opted for on. Force it to off. This shouldn't change the behaviour for current users of the macb, but enables usage on Zynq devices. Signed-off-by: Steffen Trumtrar <s.trumtrar@pengutronix.de> Cc: Nicolas Ferre <nicolas.ferre@atmel.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Родитель
749a2b66f4
Коммит
a1ae385df2
|
@ -1057,6 +1057,7 @@ static void macb_configure_dma(struct macb *bp)
|
|||
dmacfg |= GEM_BF(RXBS, RX_BUFFER_SIZE / 64);
|
||||
dmacfg |= GEM_BF(FBLDO, 16);
|
||||
dmacfg |= GEM_BIT(TXPBMS) | GEM_BF(RXBMS, -1L);
|
||||
dmacfg &= ~GEM_BIT(ENDIA);
|
||||
gem_writel(bp, DMACFG, dmacfg);
|
||||
}
|
||||
}
|
||||
|
|
|
@ -173,6 +173,8 @@
|
|||
/* Bitfields in DMACFG. */
|
||||
#define GEM_FBLDO_OFFSET 0
|
||||
#define GEM_FBLDO_SIZE 5
|
||||
#define GEM_ENDIA_OFFSET 7
|
||||
#define GEM_ENDIA_SIZE 1
|
||||
#define GEM_RXBMS_OFFSET 8
|
||||
#define GEM_RXBMS_SIZE 2
|
||||
#define GEM_TXPBMS_OFFSET 10
|
||||
|
|
Загрузка…
Ссылка в новой задаче