ARM: dts: r8a7742: Add IRQC support
Describe the IRQC interrupt controller in the r8a7742 device tree. Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com> Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com> Acked-by: Marc Zyngier <maz@kernel.org> Link: https://lore.kernel.org/r/1588794695-27852-4-git-send-email-prabhakar.mahadev-lad.rj@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
This commit is contained in:
Родитель
48ad3c4a33
Коммит
a31a8c9cbc
|
@ -226,6 +226,20 @@
|
||||||
#power-domain-cells = <1>;
|
#power-domain-cells = <1>;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
irqc: interrupt-controller@e61c0000 {
|
||||||
|
compatible = "renesas,irqc-r8a7742", "renesas,irqc";
|
||||||
|
#interrupt-cells = <2>;
|
||||||
|
interrupt-controller;
|
||||||
|
reg = <0 0xe61c0000 0 0x200>;
|
||||||
|
interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
|
clocks = <&cpg CPG_MOD 407>;
|
||||||
|
power-domains = <&sysc R8A7742_PD_ALWAYS_ON>;
|
||||||
|
resets = <&cpg 407>;
|
||||||
|
};
|
||||||
|
|
||||||
icram0: sram@e63a0000 {
|
icram0: sram@e63a0000 {
|
||||||
compatible = "mmio-sram";
|
compatible = "mmio-sram";
|
||||||
reg = <0 0xe63a0000 0 0x12000>;
|
reg = <0 0xe63a0000 0 0x12000>;
|
||||||
|
|
Загрузка…
Ссылка в новой задаче