net: wan: remove the lanmedia (lmc) driver
The driver for LAN Media WAN interfaces spews build warnings on microblaze. The virt_to_bus() calls discard the volatile keyword. The right thing to do would be to migrate this driver to a modern DMA API but it seems unlikely anyone is actually using it. There had been no fixes or functional changes here since the git era begun. Let's remove this driver, there isn't much changing in the APIs, if users come forward we can apologize and revert. Link: https://lore.kernel.org/all/20220321144013.440d7fc0@kicinski-fedora-pc1c0hjn.dhcp.thefacebook.com/ Signed-off-by: Jakub Kicinski <kuba@kernel.org> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Thomas Bogendoerfer <tsbogend@alpha.franken.de> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Jakub Kicinski
David S. Miller
Родитель
207d924dcf
Коммит
a5b116a0fa
|
|
@ -214,7 +214,6 @@ CONFIG_ATH_DEBUG=y
|
|||
CONFIG_ATH5K=y
|
||||
CONFIG_ATH5K_DEBUG=y
|
||||
CONFIG_WAN=y
|
||||
CONFIG_LANMEDIA=m
|
||||
CONFIG_HDLC=m
|
||||
CONFIG_HDLC_RAW=m
|
||||
CONFIG_HDLC_RAW_ETH=m
|
||||
|
|
|
|||
|
|
@ -363,7 +363,6 @@ CONFIG_USB_AN2720=y
|
|||
CONFIG_USB_EPSON2888=y
|
||||
CONFIG_USB_SIERRA_NET=m
|
||||
CONFIG_WAN=y
|
||||
CONFIG_LANMEDIA=m
|
||||
CONFIG_HDLC=m
|
||||
CONFIG_HDLC_RAW=m
|
||||
CONFIG_HDLC_RAW_ETH=m
|
||||
|
|
|
|||
|
|
@ -57,34 +57,6 @@ config COSA
|
|||
The driver will be compiled as a module: the
|
||||
module will be called cosa.
|
||||
|
||||
#
|
||||
# Lan Media's board. Currently 1000, 1200, 5200, 5245
|
||||
#
|
||||
config LANMEDIA
|
||||
tristate "LanMedia Corp. SSI/V.35, T1/E1, HSSI, T3 boards"
|
||||
depends on PCI && VIRT_TO_BUS && HDLC
|
||||
help
|
||||
Driver for the following Lan Media family of serial boards:
|
||||
|
||||
- LMC 1000 board allows you to connect synchronous serial devices
|
||||
(for example base-band modems, or any other device with the X.21,
|
||||
V.24, V.35 or V.36 interface) to your Linux box.
|
||||
|
||||
- LMC 1200 with on board DSU board allows you to connect your Linux
|
||||
box directly to a T1 or E1 circuit.
|
||||
|
||||
- LMC 5200 board provides a HSSI interface capable of running up to
|
||||
52 Mbits per second.
|
||||
|
||||
- LMC 5245 board connects directly to a T3 circuit saving the
|
||||
additional external hardware.
|
||||
|
||||
To change setting such as clock source you will need lmcctl.
|
||||
It is available at <ftp://ftp.lanmedia.com/> (broken link).
|
||||
|
||||
To compile this driver as a module, choose M here: the
|
||||
module will be called lmc.
|
||||
|
||||
# There is no way to detect a Sealevel board. Force it modular
|
||||
config SEALEVEL_4021
|
||||
tristate "Sealevel Systems 4021 support"
|
||||
|
|
|
|||
|
|
@ -19,8 +19,6 @@ obj-$(CONFIG_SEALEVEL_4021) += z85230.o sealevel.o
|
|||
obj-$(CONFIG_COSA) += cosa.o
|
||||
obj-$(CONFIG_FARSYNC) += farsync.o
|
||||
|
||||
obj-$(CONFIG_LANMEDIA) += lmc/
|
||||
|
||||
obj-$(CONFIG_LAPBETHER) += lapbether.o
|
||||
obj-$(CONFIG_N2) += n2.o
|
||||
obj-$(CONFIG_C101) += c101.o
|
||||
|
|
|
|||
|
|
@ -1,18 +0,0 @@
|
|||
# SPDX-License-Identifier: GPL-2.0-only
|
||||
#
|
||||
# Makefile for the Lan Media 21140 based WAN cards
|
||||
# Specifically the 1000,1200,5200,5245
|
||||
#
|
||||
|
||||
obj-$(CONFIG_LANMEDIA) += lmc.o
|
||||
|
||||
lmc-objs := lmc_debug.o lmc_media.o lmc_main.o lmc_proto.o
|
||||
|
||||
# Like above except every packet gets echoed to KERN_DEBUG
|
||||
# in hex
|
||||
#
|
||||
# DBDEF = \
|
||||
# -DDEBUG \
|
||||
# -DLMC_PACKET_LOG
|
||||
|
||||
ccflags-y := $(DBGDEF)
|
||||
|
|
@ -1,33 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
#ifndef _LMC_H_
|
||||
#define _LMC_H_
|
||||
|
||||
#include "lmc_var.h"
|
||||
|
||||
/*
|
||||
* prototypes for everyone
|
||||
*/
|
||||
int lmc_probe(struct net_device * dev);
|
||||
unsigned lmc_mii_readreg(lmc_softc_t * const sc, unsigned
|
||||
devaddr, unsigned regno);
|
||||
void lmc_mii_writereg(lmc_softc_t * const sc, unsigned devaddr,
|
||||
unsigned regno, unsigned data);
|
||||
void lmc_led_on(lmc_softc_t * const, u32);
|
||||
void lmc_led_off(lmc_softc_t * const, u32);
|
||||
unsigned lmc_mii_readreg(lmc_softc_t * const, unsigned, unsigned);
|
||||
void lmc_mii_writereg(lmc_softc_t * const, unsigned, unsigned, unsigned);
|
||||
void lmc_gpio_mkinput(lmc_softc_t * const sc, u32 bits);
|
||||
void lmc_gpio_mkoutput(lmc_softc_t * const sc, u32 bits);
|
||||
|
||||
int lmc_ioctl(struct net_device *dev, struct if_settings *ifs);
|
||||
|
||||
extern lmc_media_t lmc_ds3_media;
|
||||
extern lmc_media_t lmc_ssi_media;
|
||||
extern lmc_media_t lmc_t1_media;
|
||||
extern lmc_media_t lmc_hssi_media;
|
||||
|
||||
#ifdef _DBG_EVENTLOG
|
||||
static void lmcEventLog(u32 EventNum, u32 arg2, u32 arg3);
|
||||
#endif
|
||||
|
||||
#endif
|
||||
|
|
@ -1,65 +0,0 @@
|
|||
// SPDX-License-Identifier: GPL-2.0
|
||||
#include <linux/types.h>
|
||||
#include <linux/netdevice.h>
|
||||
#include <linux/interrupt.h>
|
||||
|
||||
#include "lmc_debug.h"
|
||||
|
||||
/*
|
||||
* Prints out len, max to 80 octets using printk, 20 per line
|
||||
*/
|
||||
#ifdef DEBUG
|
||||
#ifdef LMC_PACKET_LOG
|
||||
void lmcConsoleLog(char *type, unsigned char *ucData, int iLen)
|
||||
{
|
||||
int iNewLine = 1;
|
||||
char str[80], *pstr;
|
||||
|
||||
sprintf(str, KERN_DEBUG "lmc: %s: ", type);
|
||||
pstr = str+strlen(str);
|
||||
|
||||
if(iLen > 240){
|
||||
printk(KERN_DEBUG "lmc: Printing 240 chars... out of: %d\n", iLen);
|
||||
iLen = 240;
|
||||
}
|
||||
else{
|
||||
printk(KERN_DEBUG "lmc: Printing %d chars\n", iLen);
|
||||
}
|
||||
|
||||
while(iLen > 0)
|
||||
{
|
||||
sprintf(pstr, "%02x ", *ucData);
|
||||
pstr+=3;
|
||||
ucData++;
|
||||
if( !(iNewLine % 20))
|
||||
{
|
||||
sprintf(pstr, "\n");
|
||||
printk(str);
|
||||
sprintf(str, KERN_DEBUG "lmc: %s: ", type);
|
||||
pstr=str+strlen(str);
|
||||
}
|
||||
iNewLine++;
|
||||
iLen--;
|
||||
}
|
||||
sprintf(pstr, "\n");
|
||||
printk(str);
|
||||
}
|
||||
#endif
|
||||
#endif
|
||||
|
||||
#ifdef DEBUG
|
||||
u32 lmcEventLogIndex;
|
||||
u32 lmcEventLogBuf[LMC_EVENTLOGSIZE * LMC_EVENTLOGARGS];
|
||||
|
||||
void lmcEventLog(u32 EventNum, u32 arg2, u32 arg3)
|
||||
{
|
||||
lmcEventLogBuf[lmcEventLogIndex++] = EventNum;
|
||||
lmcEventLogBuf[lmcEventLogIndex++] = arg2;
|
||||
lmcEventLogBuf[lmcEventLogIndex++] = arg3;
|
||||
lmcEventLogBuf[lmcEventLogIndex++] = jiffies;
|
||||
|
||||
lmcEventLogIndex &= (LMC_EVENTLOGSIZE * LMC_EVENTLOGARGS) - 1;
|
||||
}
|
||||
#endif /* DEBUG */
|
||||
|
||||
/* --------------------------- end if_lmc_linux.c ------------------------ */
|
||||
|
|
@ -1,52 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
#ifndef _LMC_DEBUG_H_
|
||||
#define _LMC_DEBUG_H_
|
||||
|
||||
#ifdef DEBUG
|
||||
#ifdef LMC_PACKET_LOG
|
||||
#define LMC_CONSOLE_LOG(x,y,z) lmcConsoleLog((x), (y), (z))
|
||||
#else
|
||||
#define LMC_CONSOLE_LOG(x,y,z)
|
||||
#endif
|
||||
#else
|
||||
#define LMC_CONSOLE_LOG(x,y,z)
|
||||
#endif
|
||||
|
||||
|
||||
|
||||
/* Debug --- Event log definitions --- */
|
||||
/* EVENTLOGSIZE*EVENTLOGARGS needs to be a power of 2 */
|
||||
#define LMC_EVENTLOGSIZE 1024 /* number of events in eventlog */
|
||||
#define LMC_EVENTLOGARGS 4 /* number of args for each event */
|
||||
|
||||
/* event indicators */
|
||||
#define LMC_EVENT_XMT 1
|
||||
#define LMC_EVENT_XMTEND 2
|
||||
#define LMC_EVENT_XMTINT 3
|
||||
#define LMC_EVENT_RCVINT 4
|
||||
#define LMC_EVENT_RCVEND 5
|
||||
#define LMC_EVENT_INT 6
|
||||
#define LMC_EVENT_XMTINTTMO 7
|
||||
#define LMC_EVENT_XMTPRCTMO 8
|
||||
#define LMC_EVENT_INTEND 9
|
||||
#define LMC_EVENT_RESET1 10
|
||||
#define LMC_EVENT_RESET2 11
|
||||
#define LMC_EVENT_FORCEDRESET 12
|
||||
#define LMC_EVENT_WATCHDOG 13
|
||||
#define LMC_EVENT_BADPKTSURGE 14
|
||||
#define LMC_EVENT_TBUSY0 15
|
||||
#define LMC_EVENT_TBUSY1 16
|
||||
|
||||
|
||||
#ifdef DEBUG
|
||||
extern u32 lmcEventLogIndex;
|
||||
extern u32 lmcEventLogBuf[LMC_EVENTLOGSIZE * LMC_EVENTLOGARGS];
|
||||
#define LMC_EVENT_LOG(x, y, z) lmcEventLog((x), (y), (z))
|
||||
#else
|
||||
#define LMC_EVENT_LOG(x,y,z)
|
||||
#endif /* end ifdef _DBG_EVENTLOG */
|
||||
|
||||
void lmcConsoleLog(char *type, unsigned char *ucData, int iLen);
|
||||
void lmcEventLog(u32 EventNum, u32 arg2, u32 arg3);
|
||||
|
||||
#endif
|
||||
|
|
@ -1,255 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
#ifndef _LMC_IOCTL_H_
|
||||
#define _LMC_IOCTL_H_
|
||||
/* $Id: lmc_ioctl.h,v 1.15 2000/04/06 12:16:43 asj Exp $ */
|
||||
|
||||
/*
|
||||
* Copyright (c) 1997-2000 LAN Media Corporation (LMC)
|
||||
* All rights reserved. www.lanmedia.com
|
||||
*
|
||||
* This code is written by:
|
||||
* Andrew Stanley-Jones (asj@cban.com)
|
||||
* Rob Braun (bbraun@vix.com),
|
||||
* Michael Graff (explorer@vix.com) and
|
||||
* Matt Thomas (matt@3am-software.com).
|
||||
*/
|
||||
|
||||
#define LMCIOCGINFO SIOCDEVPRIVATE+3 /* get current state */
|
||||
#define LMCIOCSINFO SIOCDEVPRIVATE+4 /* set state to user values */
|
||||
#define LMCIOCGETLMCSTATS SIOCDEVPRIVATE+5
|
||||
#define LMCIOCCLEARLMCSTATS SIOCDEVPRIVATE+6
|
||||
#define LMCIOCDUMPEVENTLOG SIOCDEVPRIVATE+7
|
||||
#define LMCIOCGETXINFO SIOCDEVPRIVATE+8
|
||||
#define LMCIOCSETCIRCUIT SIOCDEVPRIVATE+9
|
||||
#define LMCIOCUNUSEDATM SIOCDEVPRIVATE+10
|
||||
#define LMCIOCRESET SIOCDEVPRIVATE+11
|
||||
#define LMCIOCT1CONTROL SIOCDEVPRIVATE+12
|
||||
#define LMCIOCIFTYPE SIOCDEVPRIVATE+13
|
||||
#define LMCIOCXILINX SIOCDEVPRIVATE+14
|
||||
|
||||
#define LMC_CARDTYPE_UNKNOWN -1
|
||||
#define LMC_CARDTYPE_HSSI 1 /* probed card is a HSSI card */
|
||||
#define LMC_CARDTYPE_DS3 2 /* probed card is a DS3 card */
|
||||
#define LMC_CARDTYPE_SSI 3 /* probed card is a SSI card */
|
||||
#define LMC_CARDTYPE_T1 4 /* probed card is a T1 card */
|
||||
|
||||
#define LMC_CTL_CARDTYPE_LMC5200 0 /* HSSI */
|
||||
#define LMC_CTL_CARDTYPE_LMC5245 1 /* DS3 */
|
||||
#define LMC_CTL_CARDTYPE_LMC1000 2 /* SSI, V.35 */
|
||||
#define LMC_CTL_CARDTYPE_LMC1200 3 /* DS1 */
|
||||
|
||||
#define LMC_CTL_OFF 0 /* generic OFF value */
|
||||
#define LMC_CTL_ON 1 /* generic ON value */
|
||||
|
||||
#define LMC_CTL_CLOCK_SOURCE_EXT 0 /* clock off line */
|
||||
#define LMC_CTL_CLOCK_SOURCE_INT 1 /* internal clock */
|
||||
|
||||
#define LMC_CTL_CRC_LENGTH_16 16
|
||||
#define LMC_CTL_CRC_LENGTH_32 32
|
||||
#define LMC_CTL_CRC_BYTESIZE_2 2
|
||||
#define LMC_CTL_CRC_BYTESIZE_4 4
|
||||
|
||||
|
||||
#define LMC_CTL_CABLE_LENGTH_LT_100FT 0 /* DS3 cable < 100 feet */
|
||||
#define LMC_CTL_CABLE_LENGTH_GT_100FT 1 /* DS3 cable >= 100 feet */
|
||||
|
||||
#define LMC_CTL_CIRCUIT_TYPE_E1 0
|
||||
#define LMC_CTL_CIRCUIT_TYPE_T1 1
|
||||
|
||||
/*
|
||||
* IFTYPE defines
|
||||
*/
|
||||
#define LMC_PPP 1 /* use generic HDLC interface */
|
||||
#define LMC_NET 2 /* use direct net interface */
|
||||
#define LMC_RAW 3 /* use direct net interface */
|
||||
|
||||
/*
|
||||
* These are not in the least IOCTL related, but I want them common.
|
||||
*/
|
||||
/*
|
||||
* assignments for the GPIO register on the DEC chip (common)
|
||||
*/
|
||||
#define LMC_GEP_INIT 0x01 /* 0: */
|
||||
#define LMC_GEP_RESET 0x02 /* 1: */
|
||||
#define LMC_GEP_MODE 0x10 /* 4: */
|
||||
#define LMC_GEP_DP 0x20 /* 5: */
|
||||
#define LMC_GEP_DATA 0x40 /* 6: serial out */
|
||||
#define LMC_GEP_CLK 0x80 /* 7: serial clock */
|
||||
|
||||
/*
|
||||
* HSSI GPIO assignments
|
||||
*/
|
||||
#define LMC_GEP_HSSI_ST 0x04 /* 2: receive timing sense (deprecated) */
|
||||
#define LMC_GEP_HSSI_CLOCK 0x08 /* 3: clock source */
|
||||
|
||||
/*
|
||||
* T1 GPIO assignments
|
||||
*/
|
||||
#define LMC_GEP_SSI_GENERATOR 0x04 /* 2: enable prog freq gen serial i/f */
|
||||
#define LMC_GEP_SSI_TXCLOCK 0x08 /* 3: provide clock on TXCLOCK output */
|
||||
|
||||
/*
|
||||
* Common MII16 bits
|
||||
*/
|
||||
#define LMC_MII16_LED0 0x0080
|
||||
#define LMC_MII16_LED1 0x0100
|
||||
#define LMC_MII16_LED2 0x0200
|
||||
#define LMC_MII16_LED3 0x0400 /* Error, and the red one */
|
||||
#define LMC_MII16_LED_ALL 0x0780 /* LED bit mask */
|
||||
#define LMC_MII16_FIFO_RESET 0x0800
|
||||
|
||||
/*
|
||||
* definitions for HSSI
|
||||
*/
|
||||
#define LMC_MII16_HSSI_TA 0x0001
|
||||
#define LMC_MII16_HSSI_CA 0x0002
|
||||
#define LMC_MII16_HSSI_LA 0x0004
|
||||
#define LMC_MII16_HSSI_LB 0x0008
|
||||
#define LMC_MII16_HSSI_LC 0x0010
|
||||
#define LMC_MII16_HSSI_TM 0x0020
|
||||
#define LMC_MII16_HSSI_CRC 0x0040
|
||||
|
||||
/*
|
||||
* assignments for the MII register 16 (DS3)
|
||||
*/
|
||||
#define LMC_MII16_DS3_ZERO 0x0001
|
||||
#define LMC_MII16_DS3_TRLBK 0x0002
|
||||
#define LMC_MII16_DS3_LNLBK 0x0004
|
||||
#define LMC_MII16_DS3_RAIS 0x0008
|
||||
#define LMC_MII16_DS3_TAIS 0x0010
|
||||
#define LMC_MII16_DS3_BIST 0x0020
|
||||
#define LMC_MII16_DS3_DLOS 0x0040
|
||||
#define LMC_MII16_DS3_CRC 0x1000
|
||||
#define LMC_MII16_DS3_SCRAM 0x2000
|
||||
#define LMC_MII16_DS3_SCRAM_LARS 0x4000
|
||||
|
||||
/* Note: 2 pairs of LEDs where swapped by mistake
|
||||
* in Xilinx code for DS3 & DS1 adapters */
|
||||
#define LMC_DS3_LED0 0x0100 /* bit 08 yellow */
|
||||
#define LMC_DS3_LED1 0x0080 /* bit 07 blue */
|
||||
#define LMC_DS3_LED2 0x0400 /* bit 10 green */
|
||||
#define LMC_DS3_LED3 0x0200 /* bit 09 red */
|
||||
|
||||
/*
|
||||
* framer register 0 and 7 (7 is latched and reset on read)
|
||||
*/
|
||||
#define LMC_FRAMER_REG0_DLOS 0x80 /* digital loss of service */
|
||||
#define LMC_FRAMER_REG0_OOFS 0x40 /* out of frame sync */
|
||||
#define LMC_FRAMER_REG0_AIS 0x20 /* alarm indication signal */
|
||||
#define LMC_FRAMER_REG0_CIS 0x10 /* channel idle */
|
||||
#define LMC_FRAMER_REG0_LOC 0x08 /* loss of clock */
|
||||
|
||||
/*
|
||||
* Framer register 9 contains the blue alarm signal
|
||||
*/
|
||||
#define LMC_FRAMER_REG9_RBLUE 0x02 /* Blue alarm failure */
|
||||
|
||||
/*
|
||||
* Framer register 0x10 contains xbit error
|
||||
*/
|
||||
#define LMC_FRAMER_REG10_XBIT 0x01 /* X bit error alarm failure */
|
||||
|
||||
/*
|
||||
* And SSI, LMC1000
|
||||
*/
|
||||
#define LMC_MII16_SSI_DTR 0x0001 /* DTR output RW */
|
||||
#define LMC_MII16_SSI_DSR 0x0002 /* DSR input RO */
|
||||
#define LMC_MII16_SSI_RTS 0x0004 /* RTS output RW */
|
||||
#define LMC_MII16_SSI_CTS 0x0008 /* CTS input RO */
|
||||
#define LMC_MII16_SSI_DCD 0x0010 /* DCD input RO */
|
||||
#define LMC_MII16_SSI_RI 0x0020 /* RI input RO */
|
||||
#define LMC_MII16_SSI_CRC 0x1000 /* CRC select - RW */
|
||||
|
||||
/*
|
||||
* bits 0x0080 through 0x0800 are generic, and described
|
||||
* above with LMC_MII16_LED[0123] _LED_ALL, and _FIFO_RESET
|
||||
*/
|
||||
#define LMC_MII16_SSI_LL 0x1000 /* LL output RW */
|
||||
#define LMC_MII16_SSI_RL 0x2000 /* RL output RW */
|
||||
#define LMC_MII16_SSI_TM 0x4000 /* TM input RO */
|
||||
#define LMC_MII16_SSI_LOOP 0x8000 /* loopback enable RW */
|
||||
|
||||
/*
|
||||
* Some of the MII16 bits are mirrored in the MII17 register as well,
|
||||
* but let's keep thing separate for now, and get only the cable from
|
||||
* the MII17.
|
||||
*/
|
||||
#define LMC_MII17_SSI_CABLE_MASK 0x0038 /* mask to extract the cable type */
|
||||
#define LMC_MII17_SSI_CABLE_SHIFT 3 /* shift to extract the cable type */
|
||||
|
||||
/*
|
||||
* And T1, LMC1200
|
||||
*/
|
||||
#define LMC_MII16_T1_UNUSED1 0x0003
|
||||
#define LMC_MII16_T1_XOE 0x0004
|
||||
#define LMC_MII16_T1_RST 0x0008 /* T1 chip reset - RW */
|
||||
#define LMC_MII16_T1_Z 0x0010 /* output impedance T1=1, E1=0 output - RW */
|
||||
#define LMC_MII16_T1_INTR 0x0020 /* interrupt from 8370 - RO */
|
||||
#define LMC_MII16_T1_ONESEC 0x0040 /* one second square wave - ro */
|
||||
|
||||
#define LMC_MII16_T1_LED0 0x0100
|
||||
#define LMC_MII16_T1_LED1 0x0080
|
||||
#define LMC_MII16_T1_LED2 0x0400
|
||||
#define LMC_MII16_T1_LED3 0x0200
|
||||
#define LMC_MII16_T1_FIFO_RESET 0x0800
|
||||
|
||||
#define LMC_MII16_T1_CRC 0x1000 /* CRC select - RW */
|
||||
#define LMC_MII16_T1_UNUSED2 0xe000
|
||||
|
||||
|
||||
/* 8370 framer registers */
|
||||
|
||||
#define T1FRAMER_ALARM1_STATUS 0x47
|
||||
#define T1FRAMER_ALARM2_STATUS 0x48
|
||||
#define T1FRAMER_FERR_LSB 0x50
|
||||
#define T1FRAMER_FERR_MSB 0x51 /* framing bit error counter */
|
||||
#define T1FRAMER_LCV_LSB 0x54
|
||||
#define T1FRAMER_LCV_MSB 0x55 /* line code violation counter */
|
||||
#define T1FRAMER_AERR 0x5A
|
||||
|
||||
/* mask for the above AERR register */
|
||||
#define T1FRAMER_LOF_MASK (0x0f0) /* receive loss of frame */
|
||||
#define T1FRAMER_COFA_MASK (0x0c0) /* change of frame alignment */
|
||||
#define T1FRAMER_SEF_MASK (0x03) /* severely errored frame */
|
||||
|
||||
/* 8370 framer register ALM1 (0x47) values
|
||||
* used to determine link status
|
||||
*/
|
||||
|
||||
#define T1F_SIGFRZ 0x01 /* signaling freeze */
|
||||
#define T1F_RLOF 0x02 /* receive loss of frame alignment */
|
||||
#define T1F_RLOS 0x04 /* receive loss of signal */
|
||||
#define T1F_RALOS 0x08 /* receive analog loss of signal or RCKI loss of clock */
|
||||
#define T1F_RAIS 0x10 /* receive alarm indication signal */
|
||||
#define T1F_UNUSED 0x20
|
||||
#define T1F_RYEL 0x40 /* receive yellow alarm */
|
||||
#define T1F_RMYEL 0x80 /* receive multiframe yellow alarm */
|
||||
|
||||
#define LMC_T1F_WRITE 0
|
||||
#define LMC_T1F_READ 1
|
||||
|
||||
typedef struct lmc_st1f_control {
|
||||
int command;
|
||||
int address;
|
||||
int value;
|
||||
char __user *data;
|
||||
} lmc_t1f_control;
|
||||
|
||||
enum lmc_xilinx_c {
|
||||
lmc_xilinx_reset = 1,
|
||||
lmc_xilinx_load_prom = 2,
|
||||
lmc_xilinx_load = 3
|
||||
};
|
||||
|
||||
struct lmc_xilinx_control {
|
||||
enum lmc_xilinx_c command;
|
||||
int len;
|
||||
char __user *data;
|
||||
};
|
||||
|
||||
/* ------------------ end T1 defs ------------------- */
|
||||
|
||||
#define LMC_MII_LedMask 0x0780
|
||||
#define LMC_MII_LedBitPos 7
|
||||
|
||||
#endif
|
||||
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
Разница между файлами не показана из-за своего большого размера
Загрузить разницу
|
|
@ -1,106 +0,0 @@
|
|||
// SPDX-License-Identifier: GPL-2.0-only
|
||||
/*
|
||||
* Copyright (c) 1997-2000 LAN Media Corporation (LMC)
|
||||
* All rights reserved. www.lanmedia.com
|
||||
*
|
||||
* This code is written by:
|
||||
* Andrew Stanley-Jones (asj@cban.com)
|
||||
* Rob Braun (bbraun@vix.com),
|
||||
* Michael Graff (explorer@vix.com) and
|
||||
* Matt Thomas (matt@3am-software.com).
|
||||
*
|
||||
* With Help By:
|
||||
* David Boggs
|
||||
* Ron Crane
|
||||
* Allan Cox
|
||||
*
|
||||
* Driver for the LanMedia LMC5200, LMC5245, LMC1000, LMC1200 cards.
|
||||
*/
|
||||
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/string.h>
|
||||
#include <linux/timer.h>
|
||||
#include <linux/ptrace.h>
|
||||
#include <linux/errno.h>
|
||||
#include <linux/ioport.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/in.h>
|
||||
#include <linux/if_arp.h>
|
||||
#include <linux/netdevice.h>
|
||||
#include <linux/etherdevice.h>
|
||||
#include <linux/skbuff.h>
|
||||
#include <linux/inet.h>
|
||||
#include <linux/workqueue.h>
|
||||
#include <linux/proc_fs.h>
|
||||
#include <linux/bitops.h>
|
||||
#include <asm/processor.h> /* Processor type for cache alignment. */
|
||||
#include <asm/io.h>
|
||||
#include <asm/dma.h>
|
||||
#include <linux/smp.h>
|
||||
|
||||
#include "lmc.h"
|
||||
#include "lmc_var.h"
|
||||
#include "lmc_debug.h"
|
||||
#include "lmc_ioctl.h"
|
||||
#include "lmc_proto.h"
|
||||
|
||||
// attach
|
||||
void lmc_proto_attach(lmc_softc_t *sc) /*FOLD00*/
|
||||
{
|
||||
if (sc->if_type == LMC_NET) {
|
||||
struct net_device *dev = sc->lmc_device;
|
||||
/*
|
||||
* They set a few basics because they don't use HDLC
|
||||
*/
|
||||
dev->flags |= IFF_POINTOPOINT;
|
||||
dev->hard_header_len = 0;
|
||||
dev->addr_len = 0;
|
||||
}
|
||||
}
|
||||
|
||||
int lmc_proto_open(lmc_softc_t *sc)
|
||||
{
|
||||
int ret = 0;
|
||||
|
||||
if (sc->if_type == LMC_PPP) {
|
||||
ret = hdlc_open(sc->lmc_device);
|
||||
if (ret < 0)
|
||||
printk(KERN_WARNING "%s: HDLC open failed: %d\n",
|
||||
sc->name, ret);
|
||||
}
|
||||
return ret;
|
||||
}
|
||||
|
||||
void lmc_proto_close(lmc_softc_t *sc)
|
||||
{
|
||||
if (sc->if_type == LMC_PPP)
|
||||
hdlc_close(sc->lmc_device);
|
||||
}
|
||||
|
||||
__be16 lmc_proto_type(lmc_softc_t *sc, struct sk_buff *skb) /*FOLD00*/
|
||||
{
|
||||
switch(sc->if_type){
|
||||
case LMC_PPP:
|
||||
return hdlc_type_trans(skb, sc->lmc_device);
|
||||
case LMC_NET:
|
||||
return htons(ETH_P_802_2);
|
||||
case LMC_RAW: /* Packet type for skbuff kind of useless */
|
||||
return htons(ETH_P_802_2);
|
||||
default:
|
||||
printk(KERN_WARNING "%s: No protocol set for this interface, assuming 802.2 (which is wrong!!)\n", sc->name);
|
||||
return htons(ETH_P_802_2);
|
||||
}
|
||||
}
|
||||
|
||||
void lmc_proto_netif(lmc_softc_t *sc, struct sk_buff *skb) /*FOLD00*/
|
||||
{
|
||||
switch(sc->if_type){
|
||||
case LMC_PPP:
|
||||
case LMC_NET:
|
||||
default:
|
||||
netif_rx(skb);
|
||||
break;
|
||||
case LMC_RAW:
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
|
@ -1,18 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0 */
|
||||
#ifndef _LMC_PROTO_H_
|
||||
#define _LMC_PROTO_H_
|
||||
|
||||
#include <linux/hdlc.h>
|
||||
|
||||
void lmc_proto_attach(lmc_softc_t *sc);
|
||||
int lmc_proto_open(lmc_softc_t *sc);
|
||||
void lmc_proto_close(lmc_softc_t *sc);
|
||||
__be16 lmc_proto_type(lmc_softc_t *sc, struct sk_buff *skb);
|
||||
void lmc_proto_netif(lmc_softc_t *sc, struct sk_buff *skb);
|
||||
|
||||
static inline lmc_softc_t* dev_to_sc(struct net_device *dev)
|
||||
{
|
||||
return (lmc_softc_t *)dev_to_hdlc(dev)->priv;
|
||||
}
|
||||
|
||||
#endif
|
||||
|
|
@ -1,468 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
#ifndef _LMC_VAR_H_
|
||||
#define _LMC_VAR_H_
|
||||
|
||||
/*
|
||||
* Copyright (c) 1997-2000 LAN Media Corporation (LMC)
|
||||
* All rights reserved. www.lanmedia.com
|
||||
*
|
||||
* This code is written by:
|
||||
* Andrew Stanley-Jones (asj@cban.com)
|
||||
* Rob Braun (bbraun@vix.com),
|
||||
* Michael Graff (explorer@vix.com) and
|
||||
* Matt Thomas (matt@3am-software.com).
|
||||
*/
|
||||
|
||||
#include <linux/timer.h>
|
||||
|
||||
/*
|
||||
* basic definitions used in lmc include files
|
||||
*/
|
||||
|
||||
typedef struct lmc___softc lmc_softc_t;
|
||||
typedef struct lmc___media lmc_media_t;
|
||||
typedef struct lmc___ctl lmc_ctl_t;
|
||||
|
||||
#define lmc_csrptr_t unsigned long
|
||||
|
||||
#define LMC_REG_RANGE 0x80
|
||||
|
||||
#define LMC_PRINTF_FMT "%s"
|
||||
#define LMC_PRINTF_ARGS (sc->lmc_device->name)
|
||||
|
||||
#define TX_TIMEOUT (2*HZ)
|
||||
|
||||
#define LMC_TXDESCS 32
|
||||
#define LMC_RXDESCS 32
|
||||
|
||||
#define LMC_LINK_UP 1
|
||||
#define LMC_LINK_DOWN 0
|
||||
|
||||
/* These macros for generic read and write to and from the dec chip */
|
||||
#define LMC_CSR_READ(sc, csr) \
|
||||
inl((sc)->lmc_csrs.csr)
|
||||
#define LMC_CSR_WRITE(sc, reg, val) \
|
||||
outl((val), (sc)->lmc_csrs.reg)
|
||||
|
||||
//#ifdef _LINUX_DELAY_H
|
||||
// #define SLOW_DOWN_IO udelay(2);
|
||||
// #undef __SLOW_DOWN_IO
|
||||
// #define __SLOW_DOWN_IO udelay(2);
|
||||
//#endif
|
||||
|
||||
#define DELAY(n) SLOW_DOWN_IO
|
||||
|
||||
#define lmc_delay() inl(sc->lmc_csrs.csr_9)
|
||||
|
||||
/* This macro sync's up with the mii so that reads and writes can take place */
|
||||
#define LMC_MII_SYNC(sc) do {int n=32; while( n >= 0 ) { \
|
||||
LMC_CSR_WRITE((sc), csr_9, 0x20000); \
|
||||
lmc_delay(); \
|
||||
LMC_CSR_WRITE((sc), csr_9, 0x30000); \
|
||||
lmc_delay(); \
|
||||
n--; }} while(0)
|
||||
|
||||
struct lmc_regfile_t {
|
||||
lmc_csrptr_t csr_busmode; /* CSR0 */
|
||||
lmc_csrptr_t csr_txpoll; /* CSR1 */
|
||||
lmc_csrptr_t csr_rxpoll; /* CSR2 */
|
||||
lmc_csrptr_t csr_rxlist; /* CSR3 */
|
||||
lmc_csrptr_t csr_txlist; /* CSR4 */
|
||||
lmc_csrptr_t csr_status; /* CSR5 */
|
||||
lmc_csrptr_t csr_command; /* CSR6 */
|
||||
lmc_csrptr_t csr_intr; /* CSR7 */
|
||||
lmc_csrptr_t csr_missed_frames; /* CSR8 */
|
||||
lmc_csrptr_t csr_9; /* CSR9 */
|
||||
lmc_csrptr_t csr_10; /* CSR10 */
|
||||
lmc_csrptr_t csr_11; /* CSR11 */
|
||||
lmc_csrptr_t csr_12; /* CSR12 */
|
||||
lmc_csrptr_t csr_13; /* CSR13 */
|
||||
lmc_csrptr_t csr_14; /* CSR14 */
|
||||
lmc_csrptr_t csr_15; /* CSR15 */
|
||||
};
|
||||
|
||||
#define csr_enetrom csr_9 /* 21040 */
|
||||
#define csr_reserved csr_10 /* 21040 */
|
||||
#define csr_full_duplex csr_11 /* 21040 */
|
||||
#define csr_bootrom csr_10 /* 21041/21140A/?? */
|
||||
#define csr_gp csr_12 /* 21140* */
|
||||
#define csr_watchdog csr_15 /* 21140* */
|
||||
#define csr_gp_timer csr_11 /* 21041/21140* */
|
||||
#define csr_srom_mii csr_9 /* 21041/21140* */
|
||||
#define csr_sia_status csr_12 /* 2104x */
|
||||
#define csr_sia_connectivity csr_13 /* 2104x */
|
||||
#define csr_sia_tx_rx csr_14 /* 2104x */
|
||||
#define csr_sia_general csr_15 /* 2104x */
|
||||
|
||||
/* tulip length/control transmit descriptor definitions
|
||||
* used to define bits in the second tulip_desc_t field (length)
|
||||
* for the transmit descriptor -baz */
|
||||
|
||||
#define LMC_TDES_FIRST_BUFFER_SIZE ((u32)(0x000007FF))
|
||||
#define LMC_TDES_SECOND_BUFFER_SIZE ((u32)(0x003FF800))
|
||||
#define LMC_TDES_HASH_FILTERING ((u32)(0x00400000))
|
||||
#define LMC_TDES_DISABLE_PADDING ((u32)(0x00800000))
|
||||
#define LMC_TDES_SECOND_ADDR_CHAINED ((u32)(0x01000000))
|
||||
#define LMC_TDES_END_OF_RING ((u32)(0x02000000))
|
||||
#define LMC_TDES_ADD_CRC_DISABLE ((u32)(0x04000000))
|
||||
#define LMC_TDES_SETUP_PACKET ((u32)(0x08000000))
|
||||
#define LMC_TDES_INVERSE_FILTERING ((u32)(0x10000000))
|
||||
#define LMC_TDES_FIRST_SEGMENT ((u32)(0x20000000))
|
||||
#define LMC_TDES_LAST_SEGMENT ((u32)(0x40000000))
|
||||
#define LMC_TDES_INTERRUPT_ON_COMPLETION ((u32)(0x80000000))
|
||||
|
||||
#define TDES_SECOND_BUFFER_SIZE_BIT_NUMBER 11
|
||||
#define TDES_COLLISION_COUNT_BIT_NUMBER 3
|
||||
|
||||
/* Constants for the RCV descriptor RDES */
|
||||
|
||||
#define LMC_RDES_OVERFLOW ((u32)(0x00000001))
|
||||
#define LMC_RDES_CRC_ERROR ((u32)(0x00000002))
|
||||
#define LMC_RDES_DRIBBLING_BIT ((u32)(0x00000004))
|
||||
#define LMC_RDES_REPORT_ON_MII_ERR ((u32)(0x00000008))
|
||||
#define LMC_RDES_RCV_WATCHDOG_TIMEOUT ((u32)(0x00000010))
|
||||
#define LMC_RDES_FRAME_TYPE ((u32)(0x00000020))
|
||||
#define LMC_RDES_COLLISION_SEEN ((u32)(0x00000040))
|
||||
#define LMC_RDES_FRAME_TOO_LONG ((u32)(0x00000080))
|
||||
#define LMC_RDES_LAST_DESCRIPTOR ((u32)(0x00000100))
|
||||
#define LMC_RDES_FIRST_DESCRIPTOR ((u32)(0x00000200))
|
||||
#define LMC_RDES_MULTICAST_FRAME ((u32)(0x00000400))
|
||||
#define LMC_RDES_RUNT_FRAME ((u32)(0x00000800))
|
||||
#define LMC_RDES_DATA_TYPE ((u32)(0x00003000))
|
||||
#define LMC_RDES_LENGTH_ERROR ((u32)(0x00004000))
|
||||
#define LMC_RDES_ERROR_SUMMARY ((u32)(0x00008000))
|
||||
#define LMC_RDES_FRAME_LENGTH ((u32)(0x3FFF0000))
|
||||
#define LMC_RDES_OWN_BIT ((u32)(0x80000000))
|
||||
|
||||
#define RDES_FRAME_LENGTH_BIT_NUMBER 16
|
||||
|
||||
#define LMC_RDES_ERROR_MASK ( (u32)( \
|
||||
LMC_RDES_OVERFLOW \
|
||||
| LMC_RDES_DRIBBLING_BIT \
|
||||
| LMC_RDES_REPORT_ON_MII_ERR \
|
||||
| LMC_RDES_COLLISION_SEEN ) )
|
||||
|
||||
|
||||
/*
|
||||
* Ioctl info
|
||||
*/
|
||||
|
||||
typedef struct {
|
||||
u32 n;
|
||||
u32 m;
|
||||
u32 v;
|
||||
u32 x;
|
||||
u32 r;
|
||||
u32 f;
|
||||
u32 exact;
|
||||
} lmc_av9110_t;
|
||||
|
||||
/*
|
||||
* Common structure passed to the ioctl code.
|
||||
*/
|
||||
struct lmc___ctl {
|
||||
u32 cardtype;
|
||||
u32 clock_source; /* HSSI, T1 */
|
||||
u32 clock_rate; /* T1 */
|
||||
u32 crc_length;
|
||||
u32 cable_length; /* DS3 */
|
||||
u32 scrambler_onoff; /* DS3 */
|
||||
u32 cable_type; /* T1 */
|
||||
u32 keepalive_onoff; /* protocol */
|
||||
u32 ticks; /* ticks/sec */
|
||||
union {
|
||||
lmc_av9110_t ssi;
|
||||
} cardspec;
|
||||
u32 circuit_type; /* T1 or E1 */
|
||||
};
|
||||
|
||||
|
||||
/*
|
||||
* Careful, look at the data sheet, there's more to this
|
||||
* structure than meets the eye. It should probably be:
|
||||
*
|
||||
* struct tulip_desc_t {
|
||||
* u8 own:1;
|
||||
* u32 status:31;
|
||||
* u32 control:10;
|
||||
* u32 buffer1;
|
||||
* u32 buffer2;
|
||||
* };
|
||||
* You could also expand status control to provide more bit information
|
||||
*/
|
||||
|
||||
struct tulip_desc_t {
|
||||
s32 status;
|
||||
s32 length;
|
||||
u32 buffer1;
|
||||
u32 buffer2;
|
||||
};
|
||||
|
||||
/*
|
||||
* media independent methods to check on media status, link, light LEDs,
|
||||
* etc.
|
||||
*/
|
||||
struct lmc___media {
|
||||
void (* init)(lmc_softc_t * const);
|
||||
void (* defaults)(lmc_softc_t * const);
|
||||
void (* set_status)(lmc_softc_t * const, lmc_ctl_t *);
|
||||
void (* set_clock_source)(lmc_softc_t * const, int);
|
||||
void (* set_speed)(lmc_softc_t * const, lmc_ctl_t *);
|
||||
void (* set_cable_length)(lmc_softc_t * const, int);
|
||||
void (* set_scrambler)(lmc_softc_t * const, int);
|
||||
int (* get_link_status)(lmc_softc_t * const);
|
||||
void (* set_link_status)(lmc_softc_t * const, int);
|
||||
void (* set_crc_length)(lmc_softc_t * const, int);
|
||||
void (* set_circuit_type)(lmc_softc_t * const, int);
|
||||
void (* watchdog)(lmc_softc_t * const);
|
||||
};
|
||||
|
||||
|
||||
#define STATCHECK 0xBEEFCAFE
|
||||
|
||||
struct lmc_extra_statistics
|
||||
{
|
||||
u32 version_size;
|
||||
u32 lmc_cardtype;
|
||||
|
||||
u32 tx_ProcTimeout;
|
||||
u32 tx_IntTimeout;
|
||||
u32 tx_NoCompleteCnt;
|
||||
u32 tx_MaxXmtsB4Int;
|
||||
u32 tx_TimeoutCnt;
|
||||
u32 tx_OutOfSyncPtr;
|
||||
u32 tx_tbusy0;
|
||||
u32 tx_tbusy1;
|
||||
u32 tx_tbusy_calls;
|
||||
u32 resetCount;
|
||||
u32 lmc_txfull;
|
||||
u32 tbusy;
|
||||
u32 dirtyTx;
|
||||
u32 lmc_next_tx;
|
||||
u32 otherTypeCnt;
|
||||
u32 lastType;
|
||||
u32 lastTypeOK;
|
||||
u32 txLoopCnt;
|
||||
u32 usedXmtDescripCnt;
|
||||
u32 txIndexCnt;
|
||||
u32 rxIntLoopCnt;
|
||||
|
||||
u32 rx_SmallPktCnt;
|
||||
u32 rx_BadPktSurgeCnt;
|
||||
u32 rx_BuffAllocErr;
|
||||
u32 tx_lossOfClockCnt;
|
||||
|
||||
/* T1 error counters */
|
||||
u32 framingBitErrorCount;
|
||||
u32 lineCodeViolationCount;
|
||||
|
||||
u32 lossOfFrameCount;
|
||||
u32 changeOfFrameAlignmentCount;
|
||||
u32 severelyErroredFrameCount;
|
||||
|
||||
u32 check;
|
||||
};
|
||||
|
||||
typedef struct lmc_xinfo {
|
||||
u32 Magic0; /* BEEFCAFE */
|
||||
|
||||
u32 PciCardType;
|
||||
u32 PciSlotNumber; /* PCI slot number */
|
||||
|
||||
u16 DriverMajorVersion;
|
||||
u16 DriverMinorVersion;
|
||||
u16 DriverSubVersion;
|
||||
|
||||
u16 XilinxRevisionNumber;
|
||||
u16 MaxFrameSize;
|
||||
|
||||
u16 t1_alarm1_status;
|
||||
u16 t1_alarm2_status;
|
||||
|
||||
int link_status;
|
||||
u32 mii_reg16;
|
||||
|
||||
u32 Magic1; /* DEADBEEF */
|
||||
} LMC_XINFO;
|
||||
|
||||
|
||||
/*
|
||||
* forward decl
|
||||
*/
|
||||
struct lmc___softc {
|
||||
char *name;
|
||||
u8 board_idx;
|
||||
struct lmc_extra_statistics extra_stats;
|
||||
struct net_device *lmc_device;
|
||||
|
||||
int hang, rxdesc, bad_packet, some_counter;
|
||||
u32 txgo;
|
||||
struct lmc_regfile_t lmc_csrs;
|
||||
volatile u32 lmc_txtick;
|
||||
volatile u32 lmc_rxtick;
|
||||
u32 lmc_flags;
|
||||
u32 lmc_intrmask; /* our copy of csr_intr */
|
||||
u32 lmc_cmdmode; /* our copy of csr_cmdmode */
|
||||
u32 lmc_busmode; /* our copy of csr_busmode */
|
||||
u32 lmc_gpio_io; /* state of in/out settings */
|
||||
u32 lmc_gpio; /* state of outputs */
|
||||
struct sk_buff* lmc_txq[LMC_TXDESCS];
|
||||
struct sk_buff* lmc_rxq[LMC_RXDESCS];
|
||||
volatile
|
||||
struct tulip_desc_t lmc_rxring[LMC_RXDESCS];
|
||||
volatile
|
||||
struct tulip_desc_t lmc_txring[LMC_TXDESCS];
|
||||
unsigned int lmc_next_rx, lmc_next_tx;
|
||||
volatile
|
||||
unsigned int lmc_taint_tx, lmc_taint_rx;
|
||||
int lmc_tx_start, lmc_txfull;
|
||||
int lmc_txbusy;
|
||||
u16 lmc_miireg16;
|
||||
int lmc_ok;
|
||||
int last_link_status;
|
||||
int lmc_cardtype;
|
||||
u32 last_frameerr;
|
||||
lmc_media_t *lmc_media;
|
||||
struct timer_list timer;
|
||||
lmc_ctl_t ictl;
|
||||
u32 TxDescriptControlInit;
|
||||
|
||||
int tx_TimeoutInd; /* additional driver state */
|
||||
int tx_TimeoutDisplay;
|
||||
unsigned int lastlmc_taint_tx;
|
||||
int lasttx_packets;
|
||||
u32 tx_clockState;
|
||||
u32 lmc_crcSize;
|
||||
LMC_XINFO lmc_xinfo;
|
||||
char lmc_yel, lmc_blue, lmc_red; /* for T1 and DS3 */
|
||||
char lmc_timing; /* for HSSI and SSI */
|
||||
int got_irq;
|
||||
|
||||
char last_led_err[4];
|
||||
|
||||
u32 last_int;
|
||||
u32 num_int;
|
||||
|
||||
spinlock_t lmc_lock;
|
||||
u16 if_type; /* HDLC/PPP or NET */
|
||||
|
||||
/* Failure cases */
|
||||
u8 failed_ring;
|
||||
u8 failed_recv_alloc;
|
||||
|
||||
/* Structure check */
|
||||
u32 check;
|
||||
};
|
||||
|
||||
#define LMC_PCI_TIME 1
|
||||
#define LMC_EXT_TIME 0
|
||||
|
||||
#define PKT_BUF_SZ 1542 /* was 1536 */
|
||||
|
||||
/* CSR5 settings */
|
||||
#define TIMER_INT 0x00000800
|
||||
#define TP_LINK_FAIL 0x00001000
|
||||
#define TP_LINK_PASS 0x00000010
|
||||
#define NORMAL_INT 0x00010000
|
||||
#define ABNORMAL_INT 0x00008000
|
||||
#define RX_JABBER_INT 0x00000200
|
||||
#define RX_DIED 0x00000100
|
||||
#define RX_NOBUFF 0x00000080
|
||||
#define RX_INT 0x00000040
|
||||
#define TX_FIFO_UNDER 0x00000020
|
||||
#define TX_JABBER 0x00000008
|
||||
#define TX_NOBUFF 0x00000004
|
||||
#define TX_DIED 0x00000002
|
||||
#define TX_INT 0x00000001
|
||||
|
||||
/* CSR6 settings */
|
||||
#define OPERATION_MODE 0x00000200 /* Full Duplex */
|
||||
#define PROMISC_MODE 0x00000040 /* Promiscuous Mode */
|
||||
#define RECEIVE_ALL 0x40000000 /* Receive All */
|
||||
#define PASS_BAD_FRAMES 0x00000008 /* Pass Bad Frames */
|
||||
|
||||
/* Dec control registers CSR6 as well */
|
||||
#define LMC_DEC_ST 0x00002000
|
||||
#define LMC_DEC_SR 0x00000002
|
||||
|
||||
/* CSR15 settings */
|
||||
#define RECV_WATCHDOG_DISABLE 0x00000010
|
||||
#define JABBER_DISABLE 0x00000001
|
||||
|
||||
/* More settings */
|
||||
/*
|
||||
* aSR6 -- Command (Operation Mode) Register
|
||||
*/
|
||||
#define TULIP_CMD_RECEIVEALL 0x40000000L /* (RW) Receivel all frames? */
|
||||
#define TULIP_CMD_MUSTBEONE 0x02000000L /* (RW) Must Be One (21140) */
|
||||
#define TULIP_CMD_TXTHRSHLDCTL 0x00400000L /* (RW) Transmit Threshold Mode (21140) */
|
||||
#define TULIP_CMD_STOREFWD 0x00200000L /* (RW) Store and Forward (21140) */
|
||||
#define TULIP_CMD_NOHEARTBEAT 0x00080000L /* (RW) No Heartbeat (21140) */
|
||||
#define TULIP_CMD_PORTSELECT 0x00040000L /* (RW) Post Select (100Mb) (21140) */
|
||||
#define TULIP_CMD_FULLDUPLEX 0x00000200L /* (RW) Full Duplex Mode */
|
||||
#define TULIP_CMD_OPERMODE 0x00000C00L /* (RW) Operating Mode */
|
||||
#define TULIP_CMD_PROMISCUOUS 0x00000041L /* (RW) Promiscuous Mode */
|
||||
#define TULIP_CMD_PASSBADPKT 0x00000008L /* (RW) Pass Bad Frames */
|
||||
#define TULIP_CMD_THRESHOLDCTL 0x0000C000L /* (RW) Threshold Control */
|
||||
|
||||
#define TULIP_GP_PINSET 0x00000100L
|
||||
#define TULIP_BUSMODE_SWRESET 0x00000001L
|
||||
#define TULIP_WATCHDOG_TXDISABLE 0x00000001L
|
||||
#define TULIP_WATCHDOG_RXDISABLE 0x00000010L
|
||||
|
||||
#define TULIP_STS_NORMALINTR 0x00010000L /* (RW) Normal Interrupt */
|
||||
#define TULIP_STS_ABNRMLINTR 0x00008000L /* (RW) Abnormal Interrupt */
|
||||
#define TULIP_STS_ERI 0x00004000L /* (RW) Early Receive Interrupt */
|
||||
#define TULIP_STS_SYSERROR 0x00002000L /* (RW) System Error */
|
||||
#define TULIP_STS_GTE 0x00000800L /* (RW) General Pupose Timer Exp */
|
||||
#define TULIP_STS_ETI 0x00000400L /* (RW) Early Transmit Interrupt */
|
||||
#define TULIP_STS_RXWT 0x00000200L /* (RW) Receiver Watchdog Timeout */
|
||||
#define TULIP_STS_RXSTOPPED 0x00000100L /* (RW) Receiver Process Stopped */
|
||||
#define TULIP_STS_RXNOBUF 0x00000080L /* (RW) Receive Buf Unavail */
|
||||
#define TULIP_STS_RXINTR 0x00000040L /* (RW) Receive Interrupt */
|
||||
#define TULIP_STS_TXUNDERFLOW 0x00000020L /* (RW) Transmit Underflow */
|
||||
#define TULIP_STS_TXJABER 0x00000008L /* (RW) Jabber timeout */
|
||||
#define TULIP_STS_TXNOBUF 0x00000004L
|
||||
#define TULIP_STS_TXSTOPPED 0x00000002L /* (RW) Transmit Process Stopped */
|
||||
#define TULIP_STS_TXINTR 0x00000001L /* (RW) Transmit Interrupt */
|
||||
|
||||
#define TULIP_STS_RXS_STOPPED 0x00000000L /* 000 - Stopped */
|
||||
|
||||
#define TULIP_STS_RXSTOPPED 0x00000100L /* (RW) Receive Process Stopped */
|
||||
#define TULIP_STS_RXNOBUF 0x00000080L
|
||||
|
||||
#define TULIP_CMD_TXRUN 0x00002000L /* (RW) Start/Stop Transmitter */
|
||||
#define TULIP_CMD_RXRUN 0x00000002L /* (RW) Start/Stop Receive Filtering */
|
||||
#define TULIP_DSTS_TxDEFERRED 0x00000001 /* Initially Deferred */
|
||||
#define TULIP_DSTS_OWNER 0x80000000 /* Owner (1 = 21040) */
|
||||
#define TULIP_DSTS_RxMIIERR 0x00000008
|
||||
#define LMC_DSTS_ERRSUM (TULIP_DSTS_RxMIIERR)
|
||||
|
||||
#define TULIP_DEFAULT_INTR_MASK (TULIP_STS_NORMALINTR \
|
||||
| TULIP_STS_RXINTR \
|
||||
| TULIP_STS_TXINTR \
|
||||
| TULIP_STS_ABNRMLINTR \
|
||||
| TULIP_STS_SYSERROR \
|
||||
| TULIP_STS_TXSTOPPED \
|
||||
| TULIP_STS_TXUNDERFLOW\
|
||||
| TULIP_STS_RXSTOPPED )
|
||||
|
||||
#define DESC_OWNED_BY_SYSTEM ((u32)(0x00000000))
|
||||
#define DESC_OWNED_BY_DC21X4 ((u32)(0x80000000))
|
||||
|
||||
#ifndef TULIP_CMD_RECEIVEALL
|
||||
#define TULIP_CMD_RECEIVEALL 0x40000000L
|
||||
#endif
|
||||
|
||||
/* Adapter module number */
|
||||
#define LMC_ADAP_HSSI 2
|
||||
#define LMC_ADAP_DS3 3
|
||||
#define LMC_ADAP_SSI 4
|
||||
#define LMC_ADAP_T1 5
|
||||
|
||||
#define LMC_MTU 1500
|
||||
|
||||
#define LMC_CRC_LEN_16 2 /* 16-bit CRC */
|
||||
#define LMC_CRC_LEN_32 4
|
||||
|
||||
#endif /* _LMC_VAR_H_ */
|
||||
Загрузка…
Ссылка в новой задаче