dt-bindings: phy: qcom,pcie2-phy: convert to YAML format
Convert the bindings for the Qualcomm PCIe2 PHY into the YAML format from the text description. Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20221229115932.3312318-2-dmitry.baryshkov@linaro.org Signed-off-by: Vinod Koul <vkoul@kernel.org>
This commit is contained in:
Родитель
c70052739d
Коммит
a98f5cc9c0
|
@ -0,0 +1,86 @@
|
|||
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||
%YAML 1.2
|
||||
---
|
||||
$id: http://devicetree.org/schemas/phy/qcom,pcie2-phy.yaml#
|
||||
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||
|
||||
title: Qualcomm PCIe2 PHY controller
|
||||
|
||||
maintainers:
|
||||
- Vinod Koul <vkoul@kernel.org>
|
||||
|
||||
description:
|
||||
The Qualcomm PCIe2 PHY is a Synopsys based phy found in a number of Qualcomm
|
||||
platforms.
|
||||
|
||||
properties:
|
||||
compatible:
|
||||
items:
|
||||
- const: qcom,qcs404-pcie2-phy
|
||||
- const: qcom,pcie2-phy
|
||||
|
||||
reg:
|
||||
items:
|
||||
- description: PHY register set
|
||||
|
||||
clocks:
|
||||
items:
|
||||
- description: a clock-specifier pair for the "pipe" clock
|
||||
|
||||
clock-output-names:
|
||||
maxItems: 1
|
||||
|
||||
"#clock-cells":
|
||||
const: 0
|
||||
|
||||
"#phy-cells":
|
||||
const: 0
|
||||
|
||||
vdda-vp-supply:
|
||||
description: low voltage regulator
|
||||
|
||||
vdda-vph-supply:
|
||||
description: high voltage regulator
|
||||
|
||||
resets:
|
||||
maxItems: 2
|
||||
|
||||
reset-names:
|
||||
items:
|
||||
- const: phy
|
||||
- const: pipe
|
||||
|
||||
required:
|
||||
- compatible
|
||||
- reg
|
||||
- clocks
|
||||
- clock-output-names
|
||||
- "#clock-cells"
|
||||
- "#phy-cells"
|
||||
- vdda-vp-supply
|
||||
- vdda-vph-supply
|
||||
- resets
|
||||
- reset-names
|
||||
|
||||
additionalProperties: false
|
||||
|
||||
examples:
|
||||
- |
|
||||
#include <dt-bindings/clock/qcom,gcc-qcs404.h>
|
||||
phy@7786000 {
|
||||
compatible = "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy";
|
||||
reg = <0x07786000 0xb8>;
|
||||
|
||||
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
|
||||
resets = <&gcc GCC_PCIEPHY_0_PHY_BCR>,
|
||||
<&gcc GCC_PCIE_0_PIPE_ARES>;
|
||||
reset-names = "phy", "pipe";
|
||||
|
||||
vdda-vp-supply = <&vreg_l3_1p05>;
|
||||
vdda-vph-supply = <&vreg_l5_1p8>;
|
||||
|
||||
clock-output-names = "pcie_0_pipe_clk";
|
||||
#clock-cells = <0>;
|
||||
#phy-cells = <0>;
|
||||
};
|
||||
...
|
|
@ -1,42 +0,0 @@
|
|||
Qualcomm PCIe2 PHY controller
|
||||
=============================
|
||||
|
||||
The Qualcomm PCIe2 PHY is a Synopsys based phy found in a number of Qualcomm
|
||||
platforms.
|
||||
|
||||
Required properties:
|
||||
- compatible: compatible list, should be:
|
||||
"qcom,qcs404-pcie2-phy", "qcom,pcie2-phy"
|
||||
|
||||
- reg: offset and length of the PHY register set.
|
||||
- #phy-cells: must be 0.
|
||||
|
||||
- clocks: a clock-specifier pair for the "pipe" clock
|
||||
|
||||
- vdda-vp-supply: phandle to low voltage regulator
|
||||
- vdda-vph-supply: phandle to high voltage regulator
|
||||
|
||||
- resets: reset-specifier pairs for the "phy" and "pipe" resets
|
||||
- reset-names: list of resets, should contain:
|
||||
"phy" and "pipe"
|
||||
|
||||
- clock-output-names: name of the outgoing clock signal from the PHY PLL
|
||||
- #clock-cells: must be 0
|
||||
|
||||
Example:
|
||||
phy@7786000 {
|
||||
compatible = "qcom,qcs404-pcie2-phy", "qcom,pcie2-phy";
|
||||
reg = <0x07786000 0xb8>;
|
||||
|
||||
clocks = <&gcc GCC_PCIE_0_PIPE_CLK>;
|
||||
resets = <&gcc GCC_PCIEPHY_0_PHY_BCR>,
|
||||
<&gcc GCC_PCIE_0_PIPE_ARES>;
|
||||
reset-names = "phy", "pipe";
|
||||
|
||||
vdda-vp-supply = <&vreg_l3_1p05>;
|
||||
vdda-vph-supply = <&vreg_l5_1p8>;
|
||||
|
||||
clock-output-names = "pcie_0_pipe_clk";
|
||||
#clock-cells = <0>;
|
||||
#phy-cells = <0>;
|
||||
};
|
Загрузка…
Ссылка в новой задаче