[Blackfin] arch: remove TWI I2C register accessing helper macros, because we moved to use i2c new-style interface
Signed-off-by: Bryan Wu <cooloney@kernel.org>
This commit is contained in:
Bryan Wu
Родитель
904656cda1
Коммит
b594272c5e
|
|
@ -873,39 +873,6 @@
|
|||
|
||||
|
||||
/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */
|
||||
#define bfin_read_TWI_CLKDIV() bfin_read16(TWI_CLKDIV)
|
||||
#define bfin_write_TWI_CLKDIV(val) bfin_write16(TWI_CLKDIV, val)
|
||||
#define bfin_read_TWI_CONTROL() bfin_read16(TWI_CONTROL)
|
||||
#define bfin_write_TWI_CONTROL(val) bfin_write16(TWI_CONTROL, val)
|
||||
#define bfin_read_TWI_SLAVE_CTL() bfin_read16(TWI_SLAVE_CTL)
|
||||
#define bfin_write_TWI_SLAVE_CTL(val) bfin_write16(TWI_SLAVE_CTL, val)
|
||||
#define bfin_read_TWI_SLAVE_STAT() bfin_read16(TWI_SLAVE_STAT)
|
||||
#define bfin_write_TWI_SLAVE_STAT(val) bfin_write16(TWI_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI_SLAVE_ADDR() bfin_read16(TWI_SLAVE_ADDR)
|
||||
#define bfin_write_TWI_SLAVE_ADDR(val) bfin_write16(TWI_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI_MASTER_CTL() bfin_read16(TWI_MASTER_CTL)
|
||||
#define bfin_write_TWI_MASTER_CTL(val) bfin_write16(TWI_MASTER_CTL, val)
|
||||
#define bfin_read_TWI_MASTER_STAT() bfin_read16(TWI_MASTER_STAT)
|
||||
#define bfin_write_TWI_MASTER_STAT(val) bfin_write16(TWI_MASTER_STAT, val)
|
||||
#define bfin_read_TWI_MASTER_ADDR() bfin_read16(TWI_MASTER_ADDR)
|
||||
#define bfin_write_TWI_MASTER_ADDR(val) bfin_write16(TWI_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI_INT_STAT() bfin_read16(TWI_INT_STAT)
|
||||
#define bfin_write_TWI_INT_STAT(val) bfin_write16(TWI_INT_STAT, val)
|
||||
#define bfin_read_TWI_INT_MASK() bfin_read16(TWI_INT_MASK)
|
||||
#define bfin_write_TWI_INT_MASK(val) bfin_write16(TWI_INT_MASK, val)
|
||||
#define bfin_read_TWI_FIFO_CTL() bfin_read16(TWI_FIFO_CTL)
|
||||
#define bfin_write_TWI_FIFO_CTL(val) bfin_write16(TWI_FIFO_CTL, val)
|
||||
#define bfin_read_TWI_FIFO_STAT() bfin_read16(TWI_FIFO_STAT)
|
||||
#define bfin_write_TWI_FIFO_STAT(val) bfin_write16(TWI_FIFO_STAT, val)
|
||||
#define bfin_read_TWI_XMT_DATA8() bfin_read16(TWI_XMT_DATA8)
|
||||
#define bfin_write_TWI_XMT_DATA8(val) bfin_write16(TWI_XMT_DATA8, val)
|
||||
#define bfin_read_TWI_XMT_DATA16() bfin_read16(TWI_XMT_DATA16)
|
||||
#define bfin_write_TWI_XMT_DATA16(val) bfin_write16(TWI_XMT_DATA16, val)
|
||||
#define bfin_read_TWI_RCV_DATA8() bfin_read16(TWI_RCV_DATA8)
|
||||
#define bfin_write_TWI_RCV_DATA8(val) bfin_write16(TWI_RCV_DATA8, val)
|
||||
#define bfin_read_TWI_RCV_DATA16() bfin_read16(TWI_RCV_DATA16)
|
||||
#define bfin_write_TWI_RCV_DATA16(val) bfin_write16(TWI_RCV_DATA16, val)
|
||||
|
||||
|
||||
/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF) */
|
||||
#define bfin_read_PORTGIO() bfin_read16(PORTGIO)
|
||||
|
|
|
|||
|
|
@ -858,39 +858,7 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
|
|||
#define bfin_read_PPI_FRAME() bfin_read16(PPI_FRAME)
|
||||
#define bfin_write_PPI_FRAME(val) bfin_write16(PPI_FRAME,val)
|
||||
|
||||
/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */
|
||||
#define bfin_read_TWI_CLKDIV() bfin_read16(TWI_CLKDIV)
|
||||
#define bfin_write_TWI_CLKDIV(val) bfin_write16(TWI_CLKDIV,val)
|
||||
#define bfin_read_TWI_CONTROL() bfin_read16(TWI_CONTROL)
|
||||
#define bfin_write_TWI_CONTROL(val) bfin_write16(TWI_CONTROL,val)
|
||||
#define bfin_read_TWI_SLAVE_CTL() bfin_read16(TWI_SLAVE_CTL)
|
||||
#define bfin_write_TWI_SLAVE_CTL(val) bfin_write16(TWI_SLAVE_CTL,val)
|
||||
#define bfin_read_TWI_SLAVE_STAT() bfin_read16(TWI_SLAVE_STAT)
|
||||
#define bfin_write_TWI_SLAVE_STAT(val) bfin_write16(TWI_SLAVE_STAT,val)
|
||||
#define bfin_read_TWI_SLAVE_ADDR() bfin_read16(TWI_SLAVE_ADDR)
|
||||
#define bfin_write_TWI_SLAVE_ADDR(val) bfin_write16(TWI_SLAVE_ADDR,val)
|
||||
#define bfin_read_TWI_MASTER_CTL() bfin_read16(TWI_MASTER_CTL)
|
||||
#define bfin_write_TWI_MASTER_CTL(val) bfin_write16(TWI_MASTER_CTL,val)
|
||||
#define bfin_read_TWI_MASTER_STAT() bfin_read16(TWI_MASTER_STAT)
|
||||
#define bfin_write_TWI_MASTER_STAT(val) bfin_write16(TWI_MASTER_STAT,val)
|
||||
#define bfin_read_TWI_MASTER_ADDR() bfin_read16(TWI_MASTER_ADDR)
|
||||
#define bfin_write_TWI_MASTER_ADDR(val) bfin_write16(TWI_MASTER_ADDR,val)
|
||||
#define bfin_read_TWI_INT_STAT() bfin_read16(TWI_INT_STAT)
|
||||
#define bfin_write_TWI_INT_STAT(val) bfin_write16(TWI_INT_STAT,val)
|
||||
#define bfin_read_TWI_INT_MASK() bfin_read16(TWI_INT_MASK)
|
||||
#define bfin_write_TWI_INT_MASK(val) bfin_write16(TWI_INT_MASK,val)
|
||||
#define bfin_read_TWI_FIFO_CTL() bfin_read16(TWI_FIFO_CTL)
|
||||
#define bfin_write_TWI_FIFO_CTL(val) bfin_write16(TWI_FIFO_CTL,val)
|
||||
#define bfin_read_TWI_FIFO_STAT() bfin_read16(TWI_FIFO_STAT)
|
||||
#define bfin_write_TWI_FIFO_STAT(val) bfin_write16(TWI_FIFO_STAT,val)
|
||||
#define bfin_read_TWI_XMT_DATA8() bfin_read16(TWI_XMT_DATA8)
|
||||
#define bfin_write_TWI_XMT_DATA8(val) bfin_write16(TWI_XMT_DATA8,val)
|
||||
#define bfin_read_TWI_XMT_DATA16() bfin_read16(TWI_XMT_DATA16)
|
||||
#define bfin_write_TWI_XMT_DATA16(val) bfin_write16(TWI_XMT_DATA16,val)
|
||||
#define bfin_read_TWI_RCV_DATA8() bfin_read16(TWI_RCV_DATA8)
|
||||
#define bfin_write_TWI_RCV_DATA8(val) bfin_write16(TWI_RCV_DATA8,val)
|
||||
#define bfin_read_TWI_RCV_DATA16() bfin_read16(TWI_RCV_DATA16)
|
||||
#define bfin_write_TWI_RCV_DATA16(val) bfin_write16(TWI_RCV_DATA16,val)
|
||||
/* Two-Wire Interface (0xFFC01400 - 0xFFC014FF) */
|
||||
|
||||
/* General Purpose I/O Port G (0xFFC01500 - 0xFFC015FF) */
|
||||
#define bfin_read_PORTGIO() bfin_read16(PORTGIO)
|
||||
|
|
|
|||
|
|
@ -113,39 +113,6 @@
|
|||
|
||||
/* Two Wire Interface Registers (TWI1) */
|
||||
|
||||
#define bfin_read_TWI1_CLKDIV() bfin_read16(TWI1_CLKDIV)
|
||||
#define bfin_write_TWI1_CLKDIV(val) bfin_write16(TWI1_CLKDIV, val)
|
||||
#define bfin_read_TWI1_CONTROL() bfin_read16(TWI1_CONTROL)
|
||||
#define bfin_write_TWI1_CONTROL(val) bfin_write16(TWI1_CONTROL, val)
|
||||
#define bfin_read_TWI1_SLAVE_CTRL() bfin_read16(TWI1_SLAVE_CTRL)
|
||||
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
|
||||
#define bfin_read_TWI1_SLAVE_STAT() bfin_read16(TWI1_SLAVE_STAT)
|
||||
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI1_SLAVE_ADDR() bfin_read16(TWI1_SLAVE_ADDR)
|
||||
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI1_MASTER_CTRL() bfin_read16(TWI1_MASTER_CTRL)
|
||||
#define bfin_write_TWI1_MASTER_CTRL(val) bfin_write16(TWI1_MASTER_CTRL, val)
|
||||
#define bfin_read_TWI1_MASTER_STAT() bfin_read16(TWI1_MASTER_STAT)
|
||||
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
|
||||
#define bfin_read_TWI1_MASTER_ADDR() bfin_read16(TWI1_MASTER_ADDR)
|
||||
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI1_INT_STAT() bfin_read16(TWI1_INT_STAT)
|
||||
#define bfin_write_TWI1_INT_STAT(val) bfin_write16(TWI1_INT_STAT, val)
|
||||
#define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
|
||||
#define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
|
||||
#define bfin_read_TWI1_FIFO_CTRL() bfin_read16(TWI1_FIFO_CTRL)
|
||||
#define bfin_write_TWI1_FIFO_CTRL(val) bfin_write16(TWI1_FIFO_CTRL, val)
|
||||
#define bfin_read_TWI1_FIFO_STAT() bfin_read16(TWI1_FIFO_STAT)
|
||||
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
|
||||
#define bfin_read_TWI1_XMT_DATA8() bfin_read16(TWI1_XMT_DATA8)
|
||||
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
|
||||
#define bfin_read_TWI1_XMT_DATA16() bfin_read16(TWI1_XMT_DATA16)
|
||||
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
|
||||
#define bfin_read_TWI1_RCV_DATA8() bfin_read16(TWI1_RCV_DATA8)
|
||||
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
|
||||
#define bfin_read_TWI1_RCV_DATA16() bfin_read16(TWI1_RCV_DATA16)
|
||||
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
|
||||
|
||||
/* CAN Controller 1 Config 1 Registers */
|
||||
|
||||
#define bfin_read_CAN1_MC1() bfin_read16(CAN1_MC1)
|
||||
|
|
|
|||
|
|
@ -185,39 +185,6 @@
|
|||
|
||||
/* Two Wire Interface Registers (TWI1) */
|
||||
|
||||
#define bfin_read_TWI1_CLKDIV() bfin_read16(TWI1_CLKDIV)
|
||||
#define bfin_write_TWI1_CLKDIV(val) bfin_write16(TWI1_CLKDIV, val)
|
||||
#define bfin_read_TWI1_CONTROL() bfin_read16(TWI1_CONTROL)
|
||||
#define bfin_write_TWI1_CONTROL(val) bfin_write16(TWI1_CONTROL, val)
|
||||
#define bfin_read_TWI1_SLAVE_CTRL() bfin_read16(TWI1_SLAVE_CTRL)
|
||||
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
|
||||
#define bfin_read_TWI1_SLAVE_STAT() bfin_read16(TWI1_SLAVE_STAT)
|
||||
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI1_SLAVE_ADDR() bfin_read16(TWI1_SLAVE_ADDR)
|
||||
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI1_MASTER_CTRL() bfin_read16(TWI1_MASTER_CTRL)
|
||||
#define bfin_write_TWI1_MASTER_CTRL(val) bfin_write16(TWI1_MASTER_CTRL, val)
|
||||
#define bfin_read_TWI1_MASTER_STAT() bfin_read16(TWI1_MASTER_STAT)
|
||||
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
|
||||
#define bfin_read_TWI1_MASTER_ADDR() bfin_read16(TWI1_MASTER_ADDR)
|
||||
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI1_INT_STAT() bfin_read16(TWI1_INT_STAT)
|
||||
#define bfin_write_TWI1_INT_STAT(val) bfin_write16(TWI1_INT_STAT, val)
|
||||
#define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
|
||||
#define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
|
||||
#define bfin_read_TWI1_FIFO_CTRL() bfin_read16(TWI1_FIFO_CTRL)
|
||||
#define bfin_write_TWI1_FIFO_CTRL(val) bfin_write16(TWI1_FIFO_CTRL, val)
|
||||
#define bfin_read_TWI1_FIFO_STAT() bfin_read16(TWI1_FIFO_STAT)
|
||||
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
|
||||
#define bfin_read_TWI1_XMT_DATA8() bfin_read16(TWI1_XMT_DATA8)
|
||||
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
|
||||
#define bfin_read_TWI1_XMT_DATA16() bfin_read16(TWI1_XMT_DATA16)
|
||||
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
|
||||
#define bfin_read_TWI1_RCV_DATA8() bfin_read16(TWI1_RCV_DATA8)
|
||||
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
|
||||
#define bfin_read_TWI1_RCV_DATA16() bfin_read16(TWI1_RCV_DATA16)
|
||||
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
|
||||
|
||||
/* SPI2 Registers */
|
||||
|
||||
#define bfin_read_SPI2_CTL() bfin_read16(SPI2_CTL)
|
||||
|
|
|
|||
|
|
@ -185,39 +185,6 @@
|
|||
|
||||
/* Two Wire Interface Registers (TWI1) */
|
||||
|
||||
#define bfin_read_TWI1_CLKDIV() bfin_read16(TWI1_CLKDIV)
|
||||
#define bfin_write_TWI1_CLKDIV(val) bfin_write16(TWI1_CLKDIV, val)
|
||||
#define bfin_read_TWI1_CONTROL() bfin_read16(TWI1_CONTROL)
|
||||
#define bfin_write_TWI1_CONTROL(val) bfin_write16(TWI1_CONTROL, val)
|
||||
#define bfin_read_TWI1_SLAVE_CTRL() bfin_read16(TWI1_SLAVE_CTRL)
|
||||
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
|
||||
#define bfin_read_TWI1_SLAVE_STAT() bfin_read16(TWI1_SLAVE_STAT)
|
||||
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI1_SLAVE_ADDR() bfin_read16(TWI1_SLAVE_ADDR)
|
||||
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI1_MASTER_CTRL() bfin_read16(TWI1_MASTER_CTRL)
|
||||
#define bfin_write_TWI1_MASTER_CTRL(val) bfin_write16(TWI1_MASTER_CTRL, val)
|
||||
#define bfin_read_TWI1_MASTER_STAT() bfin_read16(TWI1_MASTER_STAT)
|
||||
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
|
||||
#define bfin_read_TWI1_MASTER_ADDR() bfin_read16(TWI1_MASTER_ADDR)
|
||||
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI1_INT_STAT() bfin_read16(TWI1_INT_STAT)
|
||||
#define bfin_write_TWI1_INT_STAT(val) bfin_write16(TWI1_INT_STAT, val)
|
||||
#define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
|
||||
#define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
|
||||
#define bfin_read_TWI1_FIFO_CTRL() bfin_read16(TWI1_FIFO_CTRL)
|
||||
#define bfin_write_TWI1_FIFO_CTRL(val) bfin_write16(TWI1_FIFO_CTRL, val)
|
||||
#define bfin_read_TWI1_FIFO_STAT() bfin_read16(TWI1_FIFO_STAT)
|
||||
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
|
||||
#define bfin_read_TWI1_XMT_DATA8() bfin_read16(TWI1_XMT_DATA8)
|
||||
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
|
||||
#define bfin_read_TWI1_XMT_DATA16() bfin_read16(TWI1_XMT_DATA16)
|
||||
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
|
||||
#define bfin_read_TWI1_RCV_DATA8() bfin_read16(TWI1_RCV_DATA8)
|
||||
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
|
||||
#define bfin_read_TWI1_RCV_DATA16() bfin_read16(TWI1_RCV_DATA16)
|
||||
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
|
||||
|
||||
/* SPI2 Registers */
|
||||
|
||||
#define bfin_read_SPI2_CTL() bfin_read16(SPI2_CTL)
|
||||
|
|
|
|||
|
|
@ -185,39 +185,6 @@
|
|||
|
||||
/* Two Wire Interface Registers (TWI1) */
|
||||
|
||||
#define bfin_read_TWI1_CLKDIV() bfin_read16(TWI1_CLKDIV)
|
||||
#define bfin_write_TWI1_CLKDIV(val) bfin_write16(TWI1_CLKDIV, val)
|
||||
#define bfin_read_TWI1_CONTROL() bfin_read16(TWI1_CONTROL)
|
||||
#define bfin_write_TWI1_CONTROL(val) bfin_write16(TWI1_CONTROL, val)
|
||||
#define bfin_read_TWI1_SLAVE_CTRL() bfin_read16(TWI1_SLAVE_CTRL)
|
||||
#define bfin_write_TWI1_SLAVE_CTRL(val) bfin_write16(TWI1_SLAVE_CTRL, val)
|
||||
#define bfin_read_TWI1_SLAVE_STAT() bfin_read16(TWI1_SLAVE_STAT)
|
||||
#define bfin_write_TWI1_SLAVE_STAT(val) bfin_write16(TWI1_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI1_SLAVE_ADDR() bfin_read16(TWI1_SLAVE_ADDR)
|
||||
#define bfin_write_TWI1_SLAVE_ADDR(val) bfin_write16(TWI1_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI1_MASTER_CTRL() bfin_read16(TWI1_MASTER_CTRL)
|
||||
#define bfin_write_TWI1_MASTER_CTRL(val) bfin_write16(TWI1_MASTER_CTRL, val)
|
||||
#define bfin_read_TWI1_MASTER_STAT() bfin_read16(TWI1_MASTER_STAT)
|
||||
#define bfin_write_TWI1_MASTER_STAT(val) bfin_write16(TWI1_MASTER_STAT, val)
|
||||
#define bfin_read_TWI1_MASTER_ADDR() bfin_read16(TWI1_MASTER_ADDR)
|
||||
#define bfin_write_TWI1_MASTER_ADDR(val) bfin_write16(TWI1_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI1_INT_STAT() bfin_read16(TWI1_INT_STAT)
|
||||
#define bfin_write_TWI1_INT_STAT(val) bfin_write16(TWI1_INT_STAT, val)
|
||||
#define bfin_read_TWI1_INT_MASK() bfin_read16(TWI1_INT_MASK)
|
||||
#define bfin_write_TWI1_INT_MASK(val) bfin_write16(TWI1_INT_MASK, val)
|
||||
#define bfin_read_TWI1_FIFO_CTRL() bfin_read16(TWI1_FIFO_CTRL)
|
||||
#define bfin_write_TWI1_FIFO_CTRL(val) bfin_write16(TWI1_FIFO_CTRL, val)
|
||||
#define bfin_read_TWI1_FIFO_STAT() bfin_read16(TWI1_FIFO_STAT)
|
||||
#define bfin_write_TWI1_FIFO_STAT(val) bfin_write16(TWI1_FIFO_STAT, val)
|
||||
#define bfin_read_TWI1_XMT_DATA8() bfin_read16(TWI1_XMT_DATA8)
|
||||
#define bfin_write_TWI1_XMT_DATA8(val) bfin_write16(TWI1_XMT_DATA8, val)
|
||||
#define bfin_read_TWI1_XMT_DATA16() bfin_read16(TWI1_XMT_DATA16)
|
||||
#define bfin_write_TWI1_XMT_DATA16(val) bfin_write16(TWI1_XMT_DATA16, val)
|
||||
#define bfin_read_TWI1_RCV_DATA8() bfin_read16(TWI1_RCV_DATA8)
|
||||
#define bfin_write_TWI1_RCV_DATA8(val) bfin_write16(TWI1_RCV_DATA8, val)
|
||||
#define bfin_read_TWI1_RCV_DATA16() bfin_read16(TWI1_RCV_DATA16)
|
||||
#define bfin_write_TWI1_RCV_DATA16(val) bfin_write16(TWI1_RCV_DATA16, val)
|
||||
|
||||
/* SPI2 Registers */
|
||||
|
||||
#define bfin_read_SPI2_CTL() bfin_read16(SPI2_CTL)
|
||||
|
|
|
|||
|
|
@ -211,39 +211,6 @@ static __inline__ void bfin_write_VR_CTL(unsigned int val)
|
|||
|
||||
/* Two Wire Interface Registers (TWI0) */
|
||||
|
||||
#define bfin_read_TWI0_CLKDIV() bfin_read16(TWI0_CLKDIV)
|
||||
#define bfin_write_TWI0_CLKDIV(val) bfin_write16(TWI0_CLKDIV, val)
|
||||
#define bfin_read_TWI0_CONTROL() bfin_read16(TWI0_CONTROL)
|
||||
#define bfin_write_TWI0_CONTROL(val) bfin_write16(TWI0_CONTROL, val)
|
||||
#define bfin_read_TWI0_SLAVE_CTRL() bfin_read16(TWI0_SLAVE_CTRL)
|
||||
#define bfin_write_TWI0_SLAVE_CTRL(val) bfin_write16(TWI0_SLAVE_CTRL, val)
|
||||
#define bfin_read_TWI0_SLAVE_STAT() bfin_read16(TWI0_SLAVE_STAT)
|
||||
#define bfin_write_TWI0_SLAVE_STAT(val) bfin_write16(TWI0_SLAVE_STAT, val)
|
||||
#define bfin_read_TWI0_SLAVE_ADDR() bfin_read16(TWI0_SLAVE_ADDR)
|
||||
#define bfin_write_TWI0_SLAVE_ADDR(val) bfin_write16(TWI0_SLAVE_ADDR, val)
|
||||
#define bfin_read_TWI0_MASTER_CTRL() bfin_read16(TWI0_MASTER_CTRL)
|
||||
#define bfin_write_TWI0_MASTER_CTRL(val) bfin_write16(TWI0_MASTER_CTRL, val)
|
||||
#define bfin_read_TWI0_MASTER_STAT() bfin_read16(TWI0_MASTER_STAT)
|
||||
#define bfin_write_TWI0_MASTER_STAT(val) bfin_write16(TWI0_MASTER_STAT, val)
|
||||
#define bfin_read_TWI0_MASTER_ADDR() bfin_read16(TWI0_MASTER_ADDR)
|
||||
#define bfin_write_TWI0_MASTER_ADDR(val) bfin_write16(TWI0_MASTER_ADDR, val)
|
||||
#define bfin_read_TWI0_INT_STAT() bfin_read16(TWI0_INT_STAT)
|
||||
#define bfin_write_TWI0_INT_STAT(val) bfin_write16(TWI0_INT_STAT, val)
|
||||
#define bfin_read_TWI0_INT_MASK() bfin_read16(TWI0_INT_MASK)
|
||||
#define bfin_write_TWI0_INT_MASK(val) bfin_write16(TWI0_INT_MASK, val)
|
||||
#define bfin_read_TWI0_FIFO_CTRL() bfin_read16(TWI0_FIFO_CTRL)
|
||||
#define bfin_write_TWI0_FIFO_CTRL(val) bfin_write16(TWI0_FIFO_CTRL, val)
|
||||
#define bfin_read_TWI0_FIFO_STAT() bfin_read16(TWI0_FIFO_STAT)
|
||||
#define bfin_write_TWI0_FIFO_STAT(val) bfin_write16(TWI0_FIFO_STAT, val)
|
||||
#define bfin_read_TWI0_XMT_DATA8() bfin_read16(TWI0_XMT_DATA8)
|
||||
#define bfin_write_TWI0_XMT_DATA8(val) bfin_write16(TWI0_XMT_DATA8, val)
|
||||
#define bfin_read_TWI0_XMT_DATA16() bfin_read16(TWI0_XMT_DATA16)
|
||||
#define bfin_write_TWI0_XMT_DATA16(val) bfin_write16(TWI0_XMT_DATA16, val)
|
||||
#define bfin_read_TWI0_RCV_DATA8() bfin_read16(TWI0_RCV_DATA8)
|
||||
#define bfin_write_TWI0_RCV_DATA8(val) bfin_write16(TWI0_RCV_DATA8, val)
|
||||
#define bfin_read_TWI0_RCV_DATA16() bfin_read16(TWI0_RCV_DATA16)
|
||||
#define bfin_write_TWI0_RCV_DATA16(val) bfin_write16(TWI0_RCV_DATA16, val)
|
||||
|
||||
/* SPORT0 is not defined in the shared file because it is not available on the ADSP-BF542 and ADSP-BF544 bfin_read_()rocessors */
|
||||
|
||||
/* SPORT1 Registers */
|
||||
|
|
|
|||
Загрузка…
Ссылка в новой задаче