ARM: dts: qcom: sdx55: fix IPA interconnect definitions
The first two interconnects defined for IPA on the SDX55 SoC are really two parts of what should be represented as a single path between IPA and system memory. Fix this by combining the "memory-a" and "memory-b" interconnects into a single "memory" interconnect. Reported-by: David Heidelberg <david@ixit.cz> Tested-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Signed-off-by: Alex Elder <elder@linaro.org> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
Родитель
cec16052d5
Коммит
c0d6316c23
|
@ -333,12 +333,10 @@
|
|||
clocks = <&rpmhcc RPMH_IPA_CLK>;
|
||||
clock-names = "core";
|
||||
|
||||
interconnects = <&system_noc MASTER_IPA &system_noc SLAVE_SNOC_MEM_NOC_GC>,
|
||||
<&mem_noc MASTER_SNOC_GC_MEM_NOC &mc_virt SLAVE_EBI_CH0>,
|
||||
interconnects = <&system_noc MASTER_IPA &mc_virt SLAVE_EBI_CH0>,
|
||||
<&system_noc MASTER_IPA &system_noc SLAVE_OCIMEM>,
|
||||
<&mem_noc MASTER_AMPSS_M0 &system_noc SLAVE_IPA_CFG>;
|
||||
interconnect-names = "memory-a",
|
||||
"memory-b",
|
||||
interconnect-names = "memory",
|
||||
"imem",
|
||||
"config";
|
||||
|
||||
|
|
Загрузка…
Ссылка в новой задаче