[PATCH] ppc32: Fix PPC440SP SRAM controller DCRs
Fixes the incorrect DCR base value for the 440SP SRAM controller. Signed-off-by: Matt Porter <mporter@kernel.crashing.org> Signed-off-by: Andrew Morton <akpm@osdl.org> Signed-off-by: Linus Torvalds <torvalds@osdl.org>
This commit is contained in:
Родитель
28cd1d1780
Коммит
c6a3ea22af
|
@ -423,11 +423,7 @@
|
|||
#define MQ0_CONFIG_SIZE_2G 0x0000c000
|
||||
|
||||
/* Internal SRAM Controller 440GX/440SP */
|
||||
#ifdef CONFIG_440SP
|
||||
#define DCRN_SRAM0_BASE 0x100
|
||||
#else /* 440GX */
|
||||
#define DCRN_SRAM0_BASE 0x000
|
||||
#endif
|
||||
|
||||
#define DCRN_SRAM0_SB0CR (DCRN_SRAM0_BASE + 0x020)
|
||||
#define DCRN_SRAM0_SB1CR (DCRN_SRAM0_BASE + 0x021)
|
||||
|
|
Загрузка…
Ссылка в новой задаче