ARM: SoC fixes
A smaller batch of fixes, nothing that stands out as risky or scary. Mostly DTS tweaks for a few issues: - GPU fixlets for Meson - CPU idle fix for LS1028A - PWM interrupt fixes for i.MX6UL Also, enable a driver (FSL_EDMA) on arm64 defconfig, and a warning and two MAINTAINER tweaks. -----BEGIN PGP SIGNATURE----- iQJDBAABCAAtFiEElf+HevZ4QCAJmMQ+jBrnPN6EHHcFAl0ULP8PHG9sb2ZAbGl4 b20ubmV0AAoJEIwa5zzehBx3h3sP/AkPQ+18tw5r6eY01k7a+JtDIbzKUizc6qh5 /IBOpynFVv28+VRVrmu1xqek+5iJ7pVkQrJO5Nf0ChbFjo6Hqdk/84tivccyozrY 4eO/7BALoV57g6inDTLWvhYL3V8bwLYT/1XCP4cN1Di9WBqBhZoe+h8BQr3ztrep p3QDjs3WDSzsJ8Oy8NBDUFXtWnZznXaSRzXFKGaUEVIpnlV4OHNW5XbXkLFFHygO SmoJdJRPIoKki6Gq0GvZH4U/0U53sa927uwT/02DaxIzlPFfhQtyNw8ZCo//6adg tyUTJn7zzOTxFSJZ512EJ4OG6MG9T/3wDGPlT+KJ4Bgv19jSeksdnvCfZrtAuPfu j1APenXGRNImSDJOeDrxeKAbW29RpxQjYzvMvGT3iYqH93sD/lz6uIoObCcGzwXQ BGIvMKOs3luw6Bk3pJpfBmzMPBkrDWerDgL3qdHnQEYenmbeTCyKFQVOM7f+PQqg jKT7gitFq1bT4JXImcInEdY/2nFlBJUgdIwwK273uS0RmeOHmF8TNJpKeaYbO7ds fcG177RaLqPoIfx6GbT7kZRVSgBHJrUh6gRmuQcoJaaP4zXdX0+N3S1WYQkGMkos t0SU9YPsqDyCpmtCN7TTY5MwhR/jTGLmxArCGBf1+IrfFx1cdmaFPjnJvEI8fCJM CJRPfzKQ =Jr9u -----END PGP SIGNATURE----- Merge tag 'armsoc-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc Pull ARM SoC fixes from Olof Johansson: "A smaller batch of fixes, nothing that stands out as risky or scary. Mostly DTS tweaks for a few issues: - GPU fixlets for Meson - CPU idle fix for LS1028A - PWM interrupt fixes for i.MX6UL Also, enable a driver (FSL_EDMA) on arm64 defconfig, and a warning and two MAINTAINER tweaks" * tag 'armsoc-fixes' of git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc: ARM: dts: imx6ul: fix PWM[1-4] interrupts ARM: omap2: remove incorrect __init annotation ARM: dts: gemini Fix up DNS-313 compatible string ARM: dts: Blank D-Link DIR-685 console arm64: defconfig: Enable FSL_EDMA driver arm64: dts: ls1028a: Fix CPU idle fail. MAINTAINERS: BCM53573: Add internal Broadcom mailing list MAINTAINERS: BCM2835: Add internal Broadcom mailing list ARM: dts: meson8b: fix the operating voltage of the Mali GPU ARM: dts: meson8b: drop undocumented property from the Mali GPU node ARM: dts: meson8: fix GPU interrupts and drop an undocumented property
This commit is contained in:
Коммит
fe2da896fd
|
@ -3122,6 +3122,7 @@ F: arch/arm/mach-bcm/
|
||||||
BROADCOM BCM2835 ARM ARCHITECTURE
|
BROADCOM BCM2835 ARM ARCHITECTURE
|
||||||
M: Eric Anholt <eric@anholt.net>
|
M: Eric Anholt <eric@anholt.net>
|
||||||
M: Stefan Wahren <wahrenst@gmx.net>
|
M: Stefan Wahren <wahrenst@gmx.net>
|
||||||
|
L: bcm-kernel-feedback-list@broadcom.com
|
||||||
L: linux-rpi-kernel@lists.infradead.org (moderated for non-subscribers)
|
L: linux-rpi-kernel@lists.infradead.org (moderated for non-subscribers)
|
||||||
L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers)
|
L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers)
|
||||||
T: git git://github.com/anholt/linux
|
T: git git://github.com/anholt/linux
|
||||||
|
@ -3151,6 +3152,7 @@ F: arch/arm/boot/dts/bcm953012*
|
||||||
|
|
||||||
BROADCOM BCM53573 ARM ARCHITECTURE
|
BROADCOM BCM53573 ARM ARCHITECTURE
|
||||||
M: Rafał Miłecki <rafal@milecki.pl>
|
M: Rafał Miłecki <rafal@milecki.pl>
|
||||||
|
L: bcm-kernel-feedback-list@broadcom.com
|
||||||
L: linux-arm-kernel@lists.infradead.org
|
L: linux-arm-kernel@lists.infradead.org
|
||||||
S: Maintained
|
S: Maintained
|
||||||
F: arch/arm/boot/dts/bcm53573*
|
F: arch/arm/boot/dts/bcm53573*
|
||||||
|
|
|
@ -20,7 +20,7 @@
|
||||||
};
|
};
|
||||||
|
|
||||||
chosen {
|
chosen {
|
||||||
bootargs = "console=ttyS0,19200n8 root=/dev/sda1 rw rootwait";
|
bootargs = "console=ttyS0,19200n8 root=/dev/sda1 rw rootwait consoleblank=300";
|
||||||
stdout-path = "uart0:19200n8";
|
stdout-path = "uart0:19200n8";
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -11,7 +11,7 @@
|
||||||
|
|
||||||
/ {
|
/ {
|
||||||
model = "D-Link DNS-313 1-Bay Network Storage Enclosure";
|
model = "D-Link DNS-313 1-Bay Network Storage Enclosure";
|
||||||
compatible = "dlink,dir-313", "cortina,gemini";
|
compatible = "dlink,dns-313", "cortina,gemini";
|
||||||
#address-cells = <1>;
|
#address-cells = <1>;
|
||||||
#size-cells = <1>;
|
#size-cells = <1>;
|
||||||
|
|
||||||
|
|
|
@ -358,7 +358,7 @@
|
||||||
pwm1: pwm@2080000 {
|
pwm1: pwm@2080000 {
|
||||||
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02080000 0x4000>;
|
reg = <0x02080000 0x4000>;
|
||||||
interrupts = <GIC_SPI 115 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 83 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
clocks = <&clks IMX6UL_CLK_PWM1>,
|
clocks = <&clks IMX6UL_CLK_PWM1>,
|
||||||
<&clks IMX6UL_CLK_PWM1>;
|
<&clks IMX6UL_CLK_PWM1>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -369,7 +369,7 @@
|
||||||
pwm2: pwm@2084000 {
|
pwm2: pwm@2084000 {
|
||||||
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02084000 0x4000>;
|
reg = <0x02084000 0x4000>;
|
||||||
interrupts = <GIC_SPI 116 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 84 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
clocks = <&clks IMX6UL_CLK_PWM2>,
|
clocks = <&clks IMX6UL_CLK_PWM2>,
|
||||||
<&clks IMX6UL_CLK_PWM2>;
|
<&clks IMX6UL_CLK_PWM2>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -380,7 +380,7 @@
|
||||||
pwm3: pwm@2088000 {
|
pwm3: pwm@2088000 {
|
||||||
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x02088000 0x4000>;
|
reg = <0x02088000 0x4000>;
|
||||||
interrupts = <GIC_SPI 117 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 85 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
clocks = <&clks IMX6UL_CLK_PWM3>,
|
clocks = <&clks IMX6UL_CLK_PWM3>,
|
||||||
<&clks IMX6UL_CLK_PWM3>;
|
<&clks IMX6UL_CLK_PWM3>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
@ -391,7 +391,7 @@
|
||||||
pwm4: pwm@208c000 {
|
pwm4: pwm@208c000 {
|
||||||
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
compatible = "fsl,imx6ul-pwm", "fsl,imx27-pwm";
|
||||||
reg = <0x0208c000 0x4000>;
|
reg = <0x0208c000 0x4000>;
|
||||||
interrupts = <GIC_SPI 118 IRQ_TYPE_LEVEL_HIGH>;
|
interrupts = <GIC_SPI 86 IRQ_TYPE_LEVEL_HIGH>;
|
||||||
clocks = <&clks IMX6UL_CLK_PWM4>,
|
clocks = <&clks IMX6UL_CLK_PWM4>,
|
||||||
<&clks IMX6UL_CLK_PWM4>;
|
<&clks IMX6UL_CLK_PWM4>;
|
||||||
clock-names = "ipg", "per";
|
clock-names = "ipg", "per";
|
||||||
|
|
|
@ -248,8 +248,8 @@
|
||||||
<GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 167 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 168 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 169 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 170 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 171 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 172 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 173 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>,
|
<GIC_SPI 174 IRQ_TYPE_LEVEL_HIGH>,
|
||||||
|
@ -264,7 +264,6 @@
|
||||||
clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_MALI>;
|
clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_MALI>;
|
||||||
clock-names = "bus", "core";
|
clock-names = "bus", "core";
|
||||||
operating-points-v2 = <&gpu_opp_table>;
|
operating-points-v2 = <&gpu_opp_table>;
|
||||||
switch-delay = <0xffff>;
|
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
}; /* end of / */
|
}; /* end of / */
|
||||||
|
|
|
@ -163,23 +163,23 @@
|
||||||
|
|
||||||
opp-255000000 {
|
opp-255000000 {
|
||||||
opp-hz = /bits/ 64 <255000000>;
|
opp-hz = /bits/ 64 <255000000>;
|
||||||
opp-microvolt = <1150000>;
|
opp-microvolt = <1100000>;
|
||||||
};
|
};
|
||||||
opp-364300000 {
|
opp-364300000 {
|
||||||
opp-hz = /bits/ 64 <364300000>;
|
opp-hz = /bits/ 64 <364300000>;
|
||||||
opp-microvolt = <1150000>;
|
opp-microvolt = <1100000>;
|
||||||
};
|
};
|
||||||
opp-425000000 {
|
opp-425000000 {
|
||||||
opp-hz = /bits/ 64 <425000000>;
|
opp-hz = /bits/ 64 <425000000>;
|
||||||
opp-microvolt = <1150000>;
|
opp-microvolt = <1100000>;
|
||||||
};
|
};
|
||||||
opp-510000000 {
|
opp-510000000 {
|
||||||
opp-hz = /bits/ 64 <510000000>;
|
opp-hz = /bits/ 64 <510000000>;
|
||||||
opp-microvolt = <1150000>;
|
opp-microvolt = <1100000>;
|
||||||
};
|
};
|
||||||
opp-637500000 {
|
opp-637500000 {
|
||||||
opp-hz = /bits/ 64 <637500000>;
|
opp-hz = /bits/ 64 <637500000>;
|
||||||
opp-microvolt = <1150000>;
|
opp-microvolt = <1100000>;
|
||||||
turbo-mode;
|
turbo-mode;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
@ -229,7 +229,6 @@
|
||||||
clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_MALI>;
|
clocks = <&clkc CLKID_CLK81>, <&clkc CLKID_MALI>;
|
||||||
clock-names = "bus", "core";
|
clock-names = "bus", "core";
|
||||||
operating-points-v2 = <&gpu_opp_table>;
|
operating-points-v2 = <&gpu_opp_table>;
|
||||||
switch-delay = <0xffff>;
|
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
}; /* end of / */
|
}; /* end of / */
|
||||||
|
|
|
@ -430,7 +430,7 @@ static void omap3_prm_reconfigure_io_chain(void)
|
||||||
* registers, and omap3xxx_prm_reconfigure_io_chain() must be called.
|
* registers, and omap3xxx_prm_reconfigure_io_chain() must be called.
|
||||||
* No return value.
|
* No return value.
|
||||||
*/
|
*/
|
||||||
static void __init omap3xxx_prm_enable_io_wakeup(void)
|
static void omap3xxx_prm_enable_io_wakeup(void)
|
||||||
{
|
{
|
||||||
if (prm_features & PRM_HAS_IO_WAKEUP)
|
if (prm_features & PRM_HAS_IO_WAKEUP)
|
||||||
omap2_prm_set_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD,
|
omap2_prm_set_mod_reg_bits(OMAP3430_EN_IO_MASK, WKUP_MOD,
|
||||||
|
|
|
@ -28,7 +28,7 @@
|
||||||
enable-method = "psci";
|
enable-method = "psci";
|
||||||
clocks = <&clockgen 1 0>;
|
clocks = <&clockgen 1 0>;
|
||||||
next-level-cache = <&l2>;
|
next-level-cache = <&l2>;
|
||||||
cpu-idle-states = <&CPU_PH20>;
|
cpu-idle-states = <&CPU_PW20>;
|
||||||
};
|
};
|
||||||
|
|
||||||
cpu1: cpu@1 {
|
cpu1: cpu@1 {
|
||||||
|
@ -38,7 +38,7 @@
|
||||||
enable-method = "psci";
|
enable-method = "psci";
|
||||||
clocks = <&clockgen 1 0>;
|
clocks = <&clockgen 1 0>;
|
||||||
next-level-cache = <&l2>;
|
next-level-cache = <&l2>;
|
||||||
cpu-idle-states = <&CPU_PH20>;
|
cpu-idle-states = <&CPU_PW20>;
|
||||||
};
|
};
|
||||||
|
|
||||||
l2: l2-cache {
|
l2: l2-cache {
|
||||||
|
@ -53,13 +53,13 @@
|
||||||
*/
|
*/
|
||||||
entry-method = "arm,psci";
|
entry-method = "arm,psci";
|
||||||
|
|
||||||
CPU_PH20: cpu-ph20 {
|
CPU_PW20: cpu-pw20 {
|
||||||
compatible = "arm,idle-state";
|
compatible = "arm,idle-state";
|
||||||
idle-state-name = "PH20";
|
idle-state-name = "PW20";
|
||||||
arm,psci-suspend-param = <0x00010000>;
|
arm,psci-suspend-param = <0x0>;
|
||||||
entry-latency-us = <1000>;
|
entry-latency-us = <2000>;
|
||||||
exit-latency-us = <1000>;
|
exit-latency-us = <2000>;
|
||||||
min-residency-us = <3000>;
|
min-residency-us = <6000>;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
|
@ -613,6 +613,7 @@ CONFIG_RTC_DRV_TEGRA=y
|
||||||
CONFIG_RTC_DRV_IMX_SC=m
|
CONFIG_RTC_DRV_IMX_SC=m
|
||||||
CONFIG_RTC_DRV_XGENE=y
|
CONFIG_RTC_DRV_XGENE=y
|
||||||
CONFIG_DMADEVICES=y
|
CONFIG_DMADEVICES=y
|
||||||
|
CONFIG_FSL_EDMA=y
|
||||||
CONFIG_DMA_BCM2835=m
|
CONFIG_DMA_BCM2835=m
|
||||||
CONFIG_K3_DMA=y
|
CONFIG_K3_DMA=y
|
||||||
CONFIG_MV_XOR=y
|
CONFIG_MV_XOR=y
|
||||||
|
|
Загрузка…
Ссылка в новой задаче