..
Kconfig
treewide: Add SPDX license identifier - Makefile/Kconfig
2019-05-21 10:50:46 +02:00
Makefile
fpga manager: Adding FPGA Manager support for Xilinx zynqmp
2019-04-15 10:23:18 +02:00
altera-cvp.c
fpga: altera-cvp: fix probing for multiple FPGAs on the bus
2018-11-26 20:12:05 +01:00
altera-fpga2sdram.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
altera-freeze-bridge.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
altera-hps2fpga.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
altera-pr-ip-core-plat.c
…
altera-pr-ip-core.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
altera-ps-spi.c
fpga: mgr: altera-ps-spi: make array dummy static, shrinks object size
2019-01-31 16:22:51 +01:00
dfl-afu-dma-region.c
mm/gup: change GUP fast to use flags rather than a write 'bool'
2019-05-14 09:47:46 -07:00
dfl-afu-main.c
…
dfl-afu-region.c
…
dfl-afu.h
…
dfl-fme-br.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
dfl-fme-main.c
…
dfl-fme-mgr.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
dfl-fme-pr.c
Remove 'type' argument from access_ok() function
2019-01-03 18:57:57 -08:00
dfl-fme-pr.h
…
dfl-fme-region.c
fpga: dfl-fme-region: Use platform_get_drvdata()
2018-11-26 20:47:10 +01:00
dfl-fme.h
…
dfl-pci.c
…
dfl.c
fpga: add devm_fpga_region_create
2018-10-16 11:13:50 +02:00
dfl.h
…
fpga-bridge.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
fpga-mgr.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
fpga-region.c
fpga: add devm_fpga_region_create
2018-10-16 11:13:50 +02:00
ice40-spi.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
machxo2-spi.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
of-fpga-region.c
fpga: of-fpga-region: Use platform_set_drvdata
2018-11-26 20:47:10 +01:00
socfpga-a10.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
socfpga.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
stratix10-soc.c
fpga: stratix10-soc: fix wrong of_node_put() in init function
2019-01-31 16:19:48 +01:00
ts73xx-fpga.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
xilinx-pr-decoupler.c
fpga: bridge: add devm_fpga_bridge_create
2018-10-16 11:13:50 +02:00
xilinx-spi.c
fpga: mgr: add devm_fpga_mgr_create
2018-10-16 11:13:50 +02:00
zynq-fpga.c
zynq-fpga: Only route PR via PCAP when required
2018-11-11 12:58:27 -08:00
zynqmp-fpga.c
fpga manager: Adding FPGA Manager support for Xilinx zynqmp
2019-04-15 10:23:18 +02:00