116 строки
3.5 KiB
C
116 строки
3.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Si5351A/B/C programmable clock generator platform_data.
|
|
*/
|
|
|
|
#ifndef __LINUX_PLATFORM_DATA_SI5351_H__
|
|
#define __LINUX_PLATFORM_DATA_SI5351_H__
|
|
|
|
/**
|
|
* enum si5351_pll_src - Si5351 pll clock source
|
|
* @SI5351_PLL_SRC_DEFAULT: default, do not change eeprom config
|
|
* @SI5351_PLL_SRC_XTAL: pll source clock is XTAL input
|
|
* @SI5351_PLL_SRC_CLKIN: pll source clock is CLKIN input (Si5351C only)
|
|
*/
|
|
enum si5351_pll_src {
|
|
SI5351_PLL_SRC_DEFAULT = 0,
|
|
SI5351_PLL_SRC_XTAL = 1,
|
|
SI5351_PLL_SRC_CLKIN = 2,
|
|
};
|
|
|
|
/**
|
|
* enum si5351_multisynth_src - Si5351 multisynth clock source
|
|
* @SI5351_MULTISYNTH_SRC_DEFAULT: default, do not change eeprom config
|
|
* @SI5351_MULTISYNTH_SRC_VCO0: multisynth source clock is VCO0
|
|
* @SI5351_MULTISYNTH_SRC_VCO1: multisynth source clock is VCO1/VXCO
|
|
*/
|
|
enum si5351_multisynth_src {
|
|
SI5351_MULTISYNTH_SRC_DEFAULT = 0,
|
|
SI5351_MULTISYNTH_SRC_VCO0 = 1,
|
|
SI5351_MULTISYNTH_SRC_VCO1 = 2,
|
|
};
|
|
|
|
/**
|
|
* enum si5351_clkout_src - Si5351 clock output clock source
|
|
* @SI5351_CLKOUT_SRC_DEFAULT: default, do not change eeprom config
|
|
* @SI5351_CLKOUT_SRC_MSYNTH_N: clkout N source clock is multisynth N
|
|
* @SI5351_CLKOUT_SRC_MSYNTH_0_4: clkout N source clock is multisynth 0 (N<4)
|
|
* or 4 (N>=4)
|
|
* @SI5351_CLKOUT_SRC_XTAL: clkout N source clock is XTAL
|
|
* @SI5351_CLKOUT_SRC_CLKIN: clkout N source clock is CLKIN (Si5351C only)
|
|
*/
|
|
enum si5351_clkout_src {
|
|
SI5351_CLKOUT_SRC_DEFAULT = 0,
|
|
SI5351_CLKOUT_SRC_MSYNTH_N = 1,
|
|
SI5351_CLKOUT_SRC_MSYNTH_0_4 = 2,
|
|
SI5351_CLKOUT_SRC_XTAL = 3,
|
|
SI5351_CLKOUT_SRC_CLKIN = 4,
|
|
};
|
|
|
|
/**
|
|
* enum si5351_drive_strength - Si5351 clock output drive strength
|
|
* @SI5351_DRIVE_DEFAULT: default, do not change eeprom config
|
|
* @SI5351_DRIVE_2MA: 2mA clock output drive strength
|
|
* @SI5351_DRIVE_4MA: 4mA clock output drive strength
|
|
* @SI5351_DRIVE_6MA: 6mA clock output drive strength
|
|
* @SI5351_DRIVE_8MA: 8mA clock output drive strength
|
|
*/
|
|
enum si5351_drive_strength {
|
|
SI5351_DRIVE_DEFAULT = 0,
|
|
SI5351_DRIVE_2MA = 2,
|
|
SI5351_DRIVE_4MA = 4,
|
|
SI5351_DRIVE_6MA = 6,
|
|
SI5351_DRIVE_8MA = 8,
|
|
};
|
|
|
|
/**
|
|
* enum si5351_disable_state - Si5351 clock output disable state
|
|
* @SI5351_DISABLE_DEFAULT: default, do not change eeprom config
|
|
* @SI5351_DISABLE_LOW: CLKx is set to a LOW state when disabled
|
|
* @SI5351_DISABLE_HIGH: CLKx is set to a HIGH state when disabled
|
|
* @SI5351_DISABLE_FLOATING: CLKx is set to a FLOATING state when
|
|
* disabled
|
|
* @SI5351_DISABLE_NEVER: CLKx is NEVER disabled
|
|
*/
|
|
enum si5351_disable_state {
|
|
SI5351_DISABLE_DEFAULT = 0,
|
|
SI5351_DISABLE_LOW,
|
|
SI5351_DISABLE_HIGH,
|
|
SI5351_DISABLE_FLOATING,
|
|
SI5351_DISABLE_NEVER,
|
|
};
|
|
|
|
/**
|
|
* struct si5351_clkout_config - Si5351 clock output configuration
|
|
* @clkout: clkout number
|
|
* @multisynth_src: multisynth source clock
|
|
* @clkout_src: clkout source clock
|
|
* @pll_master: if true, clkout can also change pll rate
|
|
* @pll_reset: if true, clkout can reset its pll
|
|
* @drive: output drive strength
|
|
* @rate: initial clkout rate, or default if 0
|
|
*/
|
|
struct si5351_clkout_config {
|
|
enum si5351_multisynth_src multisynth_src;
|
|
enum si5351_clkout_src clkout_src;
|
|
enum si5351_drive_strength drive;
|
|
enum si5351_disable_state disable_state;
|
|
bool pll_master;
|
|
bool pll_reset;
|
|
unsigned long rate;
|
|
};
|
|
|
|
/**
|
|
* struct si5351_platform_data - Platform data for the Si5351 clock driver
|
|
* @clk_xtal: xtal input clock
|
|
* @clk_clkin: clkin input clock
|
|
* @pll_src: array of pll source clock setting
|
|
* @clkout: array of clkout configuration
|
|
*/
|
|
struct si5351_platform_data {
|
|
enum si5351_pll_src pll_src[2];
|
|
struct si5351_clkout_config clkout[8];
|
|
};
|
|
|
|
#endif
|