f806bea309
Per [1], UDMA TR15 transactions may hang if ICNT0 is less than 64B Work around is to set EOL flag is to 1 for ICNT0. Since, there is no performance penalty / side effects of setting EOL flag event ICNTO > 64B, just set the flag for all UDMAP TR15 descriptors. [1] https://www.ti.com/lit/er/sprz455a/sprz455a.pdf Errata doc for J721E DRA829/TDA4VM Processors Silicon Revision 1.1/1.0 (Rev. A) Signed-off-by: Vignesh Raghavendra <vigneshr@ti.com> [j-choudhary@ti.com: minor cleanups] Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com> Link: https://lore.kernel.org/r/20230323120107.27638-1-j-choudhary@ti.com Signed-off-by: Vinod Koul <vkoul@kernel.org> |
||
|---|---|---|
| .. | ||
| amd_xdma.h | ||
| dw.h | ||
| edma.h | ||
| hsu.h | ||
| idma64.h | ||
| imx-dma.h | ||
| ipu-dma.h | ||
| k3-event-router.h | ||
| k3-psil.h | ||
| k3-udma-glue.h | ||
| mxs-dma.h | ||
| pxa-dma.h | ||
| qcom-gpi-dma.h | ||
| qcom_adm.h | ||
| qcom_bam_dma.h | ||
| sprd-dma.h | ||
| ti-cppi5.h | ||
| xilinx_dma.h | ||
| xilinx_dpdma.h | ||