Bug 585708 - Part 2: Move CPUID code out of SSE.h and into SSE.cpp. r,a2.0=dbaron

--HG--
extra : rebase_source : 70d336e2e0f4df5d807bc520c44740e17d69eb40
This commit is contained in:
Justin Lebar 2010-12-16 10:42:52 -08:00
Родитель 32d92cb466
Коммит 34c407b464
2 изменённых файлов: 114 добавлений и 131 удалений

Просмотреть файл

@ -39,6 +39,107 @@
#include "SSE.h"
namespace {
// SSE.h has parallel #ifs which declare MOZILLA_SSE_HAVE_CPUID_DETECTION.
// We can't declare these functions in the header file, however, because
// <intrin.h> conflicts with <windows.h> on MSVC 2005, and some files want to
// include both SSE.h and <windows.h>.
#if defined(__GNUC__) && (__GNUC__ > 4 || (__GNUC__ == 4 && __GNUC_MINOR__ >= 3)) && (defined(__i386__) || defined(__x86_64__))
// cpuid.h is available on gcc 4.3 and higher on i386 and x86_64
#include <cpuid.h>
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
static bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
unsigned int regs[4];
return __get_cpuid(level, &regs[0], &regs[1], &regs[2], &regs[3]) &&
(regs[reg] & bit);
}
#elif defined(_MSC_VER) && _MSC_VER >= 1400 && (defined(_M_IX86) || defined(_M_AMD64))
// MSVC 2005 or newer on x86-32 or x86-64
#include <intrin.h>
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
static bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
// Check that the level in question is supported.
int regs[4];
__cpuid(regs, level & 0x80000000u);
if (unsigned(regs[0]) < level)
return false;
__cpuid(regs, level);
return !!(unsigned(regs[reg]) & bit);
}
#elif defined(__SUNPRO_CC) && (defined(__i386) || defined(__x86_64__))
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
#ifdef __i386
static void
moz_cpuid(int CPUInfo[4], int InfoType)
{
asm (
"xchg %esi, %ebx\n"
"cpuid\n"
"movl %eax, (%edi)\n"
"movl %ebx, 4(%edi)\n"
"movl %ecx, 8(%edi)\n"
"movl %edx, 12(%edi)\n"
"xchg %esi, %ebx\n"
:
: "a"(InfoType), // %eax
"D"(CPUInfo) // %edi
: "%ecx", "%edx", "%esi"
);
}
#else
static void
moz_cpuid(int CPUInfo[4], int InfoType)
{
asm (
"xchg %rsi, %rbx\n"
"cpuid\n"
"movl %eax, (%rdi)\n"
"movl %ebx, 4(%rdi)\n"
"movl %ecx, 8(%rdi)\n"
"movl %edx, 12(%rdi)\n"
"xchg %rsi, %rbx\n"
:
: "a"(InfoType), // %eax
"D"(CPUInfo) // %rdi
: "%ecx", "%edx", "%rsi"
);
}
#endif
static bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
// Check that the level in question is supported.
volatile int regs[4];
moz_cpuid((int *)regs, level & 0x80000000u);
if (unsigned(regs[0]) < level)
return false;
moz_cpuid((int *)regs, level);
return !!(unsigned(regs[reg]) & bit);
}
#endif // end CPUID declarations
}
namespace mozilla {
namespace sse_private {
@ -46,48 +147,38 @@ namespace sse_private {
#if defined(MOZILLA_SSE_HAVE_CPUID_DETECTION)
#if !defined(MOZILLA_PRESUME_MMX)
bool mmx_enabled
= sse_private::has_cpuid_bit(1u, sse_private::edx, (1u<<23));
bool mmx_enabled = has_cpuid_bit(1u, edx, (1u<<23));
#endif
#if !defined(MOZILLA_PRESUME_SSE)
bool sse_enabled
= sse_private::has_cpuid_bit(1u, sse_private::edx, (1u<<25));
bool sse_enabled = has_cpuid_bit(1u, edx, (1u<<25));
#endif
#if !defined(MOZILLA_PRESUME_SSE2)
bool sse2_enabled
= sse_private::has_cpuid_bit(1u, sse_private::edx, (1u<<26));
bool sse2_enabled = has_cpuid_bit(1u, edx, (1u<<26));
#endif
#if !defined(MOZILLA_PRESUME_SSE3)
bool sse3_enabled
= sse_private::has_cpuid_bit(1u, sse_private::ecx, (1u<<0));
bool sse3_enabled = has_cpuid_bit(1u, ecx, (1u<<0));
#endif
#if !defined(MOZILLA_PRESUME_SSSE3)
bool ssse3_enabled
= sse_private::has_cpuid_bit(1u, sse_private::ecx, (1u<<9));
bool ssse3_enabled = has_cpuid_bit(1u, ecx, (1u<<9));
#endif
#if !defined(MOZILLA_PRESUME_SSE4A)
bool sse4a_enabled
= sse_private::has_cpuid_bit(0x80000001u, sse_private::ecx, (1u<<6));
bool sse4a_enabled = has_cpuid_bit(0x80000001u, ecx, (1u<<6));
#endif
#if !defined(MOZILLA_PRESUME_SSE4_1)
bool sse4_1_enabled
= sse_private::has_cpuid_bit(1u, sse_private::ecx, (1u<<19));
bool sse4_1_enabled = has_cpuid_bit(1u, ecx, (1u<<19));
#endif
#if !defined(MOZILLA_PRESUME_SSE4_2)
bool sse4_2_enabled
= sse_private::has_cpuid_bit(1u, sse_private::ecx, (1u<<20));
bool sse4_2_enabled = has_cpuid_bit(1u, ecx, (1u<<20));
#endif
#endif
}
}
} // namespace sse_private
} // namespace mozilla

Просмотреть файл

@ -161,61 +161,14 @@
#endif
#if __GNUC__ > 4 || (__GNUC__ == 4 && __GNUC_MINOR__ >= 3)
// cpuid.h is available on gcc 4.3 and higher on i386 and x86_64
#include <cpuid.h>
#define MOZILLA_SSE_HAVE_CPUID_DETECTION
namespace mozilla {
namespace sse_private {
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
inline bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
unsigned int regs[4];
return __get_cpuid(level, &regs[0], &regs[1], &regs[2], &regs[3]) &&
(regs[reg] & bit);
}
}
}
#define MOZILLA_SSE_HAVE_CPUID_DETECTION
#endif
#elif defined(_MSC_VER) && (defined(_M_IX86) || defined(_M_AMD64))
// MSVC on x86 or amd64
#if _MSC_VER >= 1400
#include <intrin.h>
#define MOZILLA_SSE_HAVE_CPUID_DETECTION
namespace mozilla {
namespace sse_private {
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
inline bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
// Check that the level in question is supported.
int regs[4];
__cpuid(regs, level & 0x80000000u);
if (unsigned(regs[0]) < level)
return false;
__cpuid(regs, level);
return !!(unsigned(regs[reg]) & bit);
}
}
}
// MSVC 2005 or newer on x86 or amd64
#define MOZILLA_SSE_HAVE_CPUID_DETECTION
#endif
#if defined(_M_AMD64)
@ -232,67 +185,6 @@ namespace mozilla {
#define MOZILLA_SSE_HAVE_CPUID_DETECTION
namespace mozilla {
namespace sse_private {
enum CPUIDRegister { eax = 0, ebx = 1, ecx = 2, edx = 3 };
#ifdef __i386
inline void
moz_cpuid(int CPUInfo[4], int InfoType)
{
asm (
"xchg %esi, %ebx\n"
"cpuid\n"
"movl %eax, (%edi)\n"
"movl %ebx, 4(%edi)\n"
"movl %ecx, 8(%edi)\n"
"movl %edx, 12(%edi)\n"
"xchg %esi, %ebx\n"
:
: "a"(InfoType), // %eax
"D"(CPUInfo) // %edi
: "%ecx", "%edx", "%esi"
);
}
#else
inline void
moz_cpuid(int CPUInfo[4], int InfoType)
{
asm (
"xchg %rsi, %rbx\n"
"cpuid\n"
"movl %eax, (%rdi)\n"
"movl %ebx, 4(%rdi)\n"
"movl %ecx, 8(%rdi)\n"
"movl %edx, 12(%rdi)\n"
"xchg %rsi, %rbx\n"
:
: "a"(InfoType), // %eax
"D"(CPUInfo) // %rdi
: "%ecx", "%edx", "%rsi"
);
}
#endif
inline bool
has_cpuid_bit(unsigned int level, CPUIDRegister reg, unsigned int bit)
{
// Check that the level in question is supported.
volatile int regs[4];
moz_cpuid((int *)regs, level & 0x80000000u);
if (unsigned(regs[0]) < level)
return false;
moz_cpuid((int *)regs, level);
return !!(unsigned(regs[reg]) & bit);
}
}
}
#if defined(__x86_64__)
// MMX is always available on AMD64.
#define MOZILLA_PRESUME_MMX