40ac0d69ed | ||
---|---|---|
.. | ||
implement/v5-110t/SoraRCB | ||
ip_cores | ||
rtl | ||
DDR2_scheduler.vsd | ||
DDR2_scheduler_modified.vsd | ||
readme.txt |
readme.txt
Xilinx files (mainly IP_cores) are removed to avoid potential licensing issue. The \ip_cores folder only contains necessary configuration files for customizing the IP cores. Please generate your own IP cores using Xilinx core generater. If you need help on this, you can try to contact V3best.