2007-12-17 08:59:56 +03:00
|
|
|
#ifndef __KVM_X86_LAPIC_H
|
|
|
|
#define __KVM_X86_LAPIC_H
|
|
|
|
|
|
|
|
#include "iodev.h"
|
2009-02-23 16:57:41 +03:00
|
|
|
#include "kvm_timer.h"
|
2007-12-17 08:59:56 +03:00
|
|
|
|
|
|
|
#include <linux/kvm_host.h>
|
|
|
|
|
|
|
|
struct kvm_lapic {
|
|
|
|
unsigned long base_address;
|
|
|
|
struct kvm_io_device dev;
|
2009-02-23 16:57:41 +03:00
|
|
|
struct kvm_timer lapic_timer;
|
|
|
|
u32 divide_count;
|
2007-12-17 08:59:56 +03:00
|
|
|
struct kvm_vcpu *vcpu;
|
2009-06-11 12:06:51 +04:00
|
|
|
bool irr_pending;
|
2012-06-24 20:24:26 +04:00
|
|
|
/* Number of bits set in ISR. */
|
|
|
|
s16 isr_count;
|
|
|
|
/* The highest vector set in ISR; if -1 - invalid, must scan ISR. */
|
|
|
|
int highest_isr_cache;
|
2012-06-24 20:24:19 +04:00
|
|
|
/**
|
|
|
|
* APIC register page. The layout matches the register layout seen by
|
|
|
|
* the guest 1:1, because it is accessed by the vmx microcode.
|
|
|
|
* Note: Only one register, the TPR, is used by the microcode.
|
|
|
|
*/
|
2007-12-17 08:59:56 +03:00
|
|
|
void *regs;
|
2007-10-25 18:52:32 +04:00
|
|
|
gpa_t vapic_addr;
|
|
|
|
struct page *vapic_page;
|
2007-12-17 08:59:56 +03:00
|
|
|
};
|
|
|
|
int kvm_create_lapic(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_free_lapic(struct kvm_vcpu *vcpu);
|
|
|
|
|
|
|
|
int kvm_apic_has_interrupt(struct kvm_vcpu *vcpu);
|
|
|
|
int kvm_apic_accept_pic_intr(struct kvm_vcpu *vcpu);
|
|
|
|
int kvm_get_apic_interrupt(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_reset(struct kvm_vcpu *vcpu);
|
|
|
|
u64 kvm_lapic_get_cr8(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_set_tpr(struct kvm_vcpu *vcpu, unsigned long cr8);
|
2011-08-30 14:56:17 +04:00
|
|
|
void kvm_lapic_set_eoi(struct kvm_vcpu *vcpu);
|
2007-12-17 08:59:56 +03:00
|
|
|
void kvm_lapic_set_base(struct kvm_vcpu *vcpu, u64 value);
|
2008-04-27 23:14:13 +04:00
|
|
|
u64 kvm_lapic_get_base(struct kvm_vcpu *vcpu);
|
2009-07-05 18:39:35 +04:00
|
|
|
void kvm_apic_set_version(struct kvm_vcpu *vcpu);
|
2007-12-17 08:59:56 +03:00
|
|
|
|
|
|
|
int kvm_apic_match_physical_addr(struct kvm_lapic *apic, u16 dest);
|
|
|
|
int kvm_apic_match_logical_addr(struct kvm_lapic *apic, u8 mda);
|
2009-03-05 17:35:04 +03:00
|
|
|
int kvm_apic_set_irq(struct kvm_vcpu *vcpu, struct kvm_lapic_irq *irq);
|
2011-11-10 16:57:21 +04:00
|
|
|
int kvm_apic_local_deliver(struct kvm_lapic *apic, int lvt_type);
|
2007-12-17 08:59:56 +03:00
|
|
|
|
|
|
|
u64 kvm_get_apic_base(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_set_apic_base(struct kvm_vcpu *vcpu, u64 data);
|
|
|
|
void kvm_apic_post_state_restore(struct kvm_vcpu *vcpu);
|
|
|
|
int kvm_lapic_enabled(struct kvm_vcpu *vcpu);
|
2009-03-05 17:34:54 +03:00
|
|
|
bool kvm_apic_present(struct kvm_vcpu *vcpu);
|
2007-12-17 08:59:56 +03:00
|
|
|
int kvm_lapic_find_highest_irr(struct kvm_vcpu *vcpu);
|
|
|
|
|
2011-09-22 12:55:52 +04:00
|
|
|
u64 kvm_get_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_set_lapic_tscdeadline_msr(struct kvm_vcpu *vcpu, u64 data);
|
|
|
|
|
2007-10-25 18:52:32 +04:00
|
|
|
void kvm_lapic_set_vapic_addr(struct kvm_vcpu *vcpu, gpa_t vapic_addr);
|
|
|
|
void kvm_lapic_sync_from_vapic(struct kvm_vcpu *vcpu);
|
|
|
|
void kvm_lapic_sync_to_vapic(struct kvm_vcpu *vcpu);
|
|
|
|
|
2009-07-05 18:39:36 +04:00
|
|
|
int kvm_x2apic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
|
|
|
|
int kvm_x2apic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
|
2010-01-17 16:51:23 +03:00
|
|
|
|
|
|
|
int kvm_hv_vapic_msr_write(struct kvm_vcpu *vcpu, u32 msr, u64 data);
|
|
|
|
int kvm_hv_vapic_msr_read(struct kvm_vcpu *vcpu, u32 msr, u64 *data);
|
|
|
|
|
|
|
|
static inline bool kvm_hv_vapic_assist_page_enabled(struct kvm_vcpu *vcpu)
|
|
|
|
{
|
|
|
|
return vcpu->arch.hv_vapic & HV_X64_MSR_APIC_ASSIST_PAGE_ENABLE;
|
|
|
|
}
|
2012-06-24 20:25:07 +04:00
|
|
|
|
|
|
|
int kvm_lapic_enable_pv_eoi(struct kvm_vcpu *vcpu, u64 data);
|
2007-12-17 08:59:56 +03:00
|
|
|
#endif
|