2005-04-17 02:20:36 +04:00
|
|
|
/*
|
|
|
|
|
* ahci.c - AHCI SATA support
|
|
|
|
|
*
|
2013-05-14 22:09:50 +04:00
|
|
|
* Maintained by: Tejun Heo <tj@kernel.org>
|
2005-08-29 04:18:39 +04:00
|
|
|
* Please ALWAYS copy linux-ide@vger.kernel.org
|
|
|
|
|
* on emails.
|
|
|
|
|
*
|
|
|
|
|
* Copyright 2004-2005 Red Hat, Inc.
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
|
* the Free Software Foundation; either version 2, or (at your option)
|
|
|
|
|
* any later version.
|
|
|
|
|
*
|
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
|
*
|
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
|
* along with this program; see the file COPYING. If not, write to
|
|
|
|
|
* the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA.
|
|
|
|
|
*
|
|
|
|
|
*
|
|
|
|
|
* libata documentation is available via 'make {ps|pdf}docs',
|
|
|
|
|
* as Documentation/DocBook/libata.*
|
|
|
|
|
*
|
|
|
|
|
* AHCI hardware documentation:
|
2005-04-17 02:20:36 +04:00
|
|
|
* http://www.intel.com/technology/serialata/pdf/rev1_0.pdf
|
2005-08-29 04:18:39 +04:00
|
|
|
* http://www.intel.com/technology/serialata/pdf/rev1_1.pdf
|
2005-04-17 02:20:36 +04:00
|
|
|
*
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <linux/kernel.h>
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/pci.h>
|
|
|
|
|
#include <linux/blkdev.h>
|
|
|
|
|
#include <linux/delay.h>
|
|
|
|
|
#include <linux/interrupt.h>
|
2005-04-08 11:53:06 +04:00
|
|
|
#include <linux/dma-mapping.h>
|
2005-10-30 22:39:11 +03:00
|
|
|
#include <linux/device.h>
|
2007-10-25 09:59:16 +04:00
|
|
|
#include <linux/dmi.h>
|
include cleanup: Update gfp.h and slab.h includes to prepare for breaking implicit slab.h inclusion from percpu.h
percpu.h is included by sched.h and module.h and thus ends up being
included when building most .c files. percpu.h includes slab.h which
in turn includes gfp.h making everything defined by the two files
universally available and complicating inclusion dependencies.
percpu.h -> slab.h dependency is about to be removed. Prepare for
this change by updating users of gfp and slab facilities include those
headers directly instead of assuming availability. As this conversion
needs to touch large number of source files, the following script is
used as the basis of conversion.
http://userweb.kernel.org/~tj/misc/slabh-sweep.py
The script does the followings.
* Scan files for gfp and slab usages and update includes such that
only the necessary includes are there. ie. if only gfp is used,
gfp.h, if slab is used, slab.h.
* When the script inserts a new include, it looks at the include
blocks and try to put the new include such that its order conforms
to its surrounding. It's put in the include block which contains
core kernel includes, in the same order that the rest are ordered -
alphabetical, Christmas tree, rev-Xmas-tree or at the end if there
doesn't seem to be any matching order.
* If the script can't find a place to put a new include (mostly
because the file doesn't have fitting include block), it prints out
an error message indicating which .h file needs to be added to the
file.
The conversion was done in the following steps.
1. The initial automatic conversion of all .c files updated slightly
over 4000 files, deleting around 700 includes and adding ~480 gfp.h
and ~3000 slab.h inclusions. The script emitted errors for ~400
files.
2. Each error was manually checked. Some didn't need the inclusion,
some needed manual addition while adding it to implementation .h or
embedding .c file was more appropriate for others. This step added
inclusions to around 150 files.
3. The script was run again and the output was compared to the edits
from #2 to make sure no file was left behind.
4. Several build tests were done and a couple of problems were fixed.
e.g. lib/decompress_*.c used malloc/free() wrappers around slab
APIs requiring slab.h to be added manually.
5. The script was run on all .h files but without automatically
editing them as sprinkling gfp.h and slab.h inclusions around .h
files could easily lead to inclusion dependency hell. Most gfp.h
inclusion directives were ignored as stuff from gfp.h was usually
wildly available and often used in preprocessor macros. Each
slab.h inclusion directive was examined and added manually as
necessary.
6. percpu.h was updated not to include slab.h.
7. Build test were done on the following configurations and failures
were fixed. CONFIG_GCOV_KERNEL was turned off for all tests (as my
distributed build env didn't work with gcov compiles) and a few
more options had to be turned off depending on archs to make things
build (like ipr on powerpc/64 which failed due to missing writeq).
* x86 and x86_64 UP and SMP allmodconfig and a custom test config.
* powerpc and powerpc64 SMP allmodconfig
* sparc and sparc64 SMP allmodconfig
* ia64 SMP allmodconfig
* s390 SMP allmodconfig
* alpha SMP allmodconfig
* um on x86_64 SMP allmodconfig
8. percpu.h modifications were reverted so that it could be applied as
a separate patch and serve as bisection point.
Given the fact that I had only a couple of failures from tests on step
6, I'm fairly confident about the coverage of this conversion patch.
If there is a breakage, it's likely to be something in one of the arch
headers which should be easily discoverable easily on most builds of
the specific arch.
Signed-off-by: Tejun Heo <tj@kernel.org>
Guess-its-ok-by: Christoph Lameter <cl@linux-foundation.org>
Cc: Ingo Molnar <mingo@redhat.com>
Cc: Lee Schermerhorn <Lee.Schermerhorn@hp.com>
2010-03-24 11:04:11 +03:00
|
|
|
#include <linux/gfp.h>
|
2005-04-17 02:20:36 +04:00
|
|
|
#include <scsi/scsi_host.h>
|
2005-11-07 08:59:37 +03:00
|
|
|
#include <scsi/scsi_cmnd.h>
|
2005-04-17 02:20:36 +04:00
|
|
|
#include <linux/libata.h>
|
2010-03-28 08:22:14 +04:00
|
|
|
#include "ahci.h"
|
2005-04-17 02:20:36 +04:00
|
|
|
|
|
|
|
|
#define DRV_NAME "ahci"
|
2007-09-23 08:19:54 +04:00
|
|
|
#define DRV_VERSION "3.0"
|
2005-04-17 02:20:36 +04:00
|
|
|
|
|
|
|
|
enum {
|
2012-01-06 16:33:39 +04:00
|
|
|
AHCI_PCI_BAR_STA2X11 = 0,
|
2013-01-05 02:39:09 +04:00
|
|
|
AHCI_PCI_BAR_ENMOTUS = 2,
|
2012-01-06 16:33:39 +04:00
|
|
|
AHCI_PCI_BAR_STANDARD = 5,
|
2010-03-29 05:32:39 +04:00
|
|
|
};
|
|
|
|
|
|
|
|
|
|
enum board_ids {
|
|
|
|
|
/* board IDs by feature in alphabetical order */
|
|
|
|
|
board_ahci,
|
|
|
|
|
board_ahci_ign_iferr,
|
2014-02-18 19:22:17 +04:00
|
|
|
board_ahci_noncq,
|
2010-03-29 05:32:39 +04:00
|
|
|
board_ahci_nosntf,
|
2010-07-24 18:53:48 +04:00
|
|
|
board_ahci_yes_fbs,
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-29 05:32:39 +04:00
|
|
|
/* board IDs for specific chipsets in alphabetical order */
|
|
|
|
|
board_ahci_mcp65,
|
2010-03-30 05:28:32 +04:00
|
|
|
board_ahci_mcp77,
|
|
|
|
|
board_ahci_mcp89,
|
2010-03-29 05:32:39 +04:00
|
|
|
board_ahci_mv,
|
|
|
|
|
board_ahci_sb600,
|
|
|
|
|
board_ahci_sb700, /* for SB700 and SB800 */
|
|
|
|
|
board_ahci_vt8251,
|
|
|
|
|
|
|
|
|
|
/* aliases */
|
|
|
|
|
board_ahci_mcp_linux = board_ahci_mcp65,
|
|
|
|
|
board_ahci_mcp67 = board_ahci_mcp65,
|
|
|
|
|
board_ahci_mcp73 = board_ahci_mcp65,
|
2010-03-30 05:28:32 +04:00
|
|
|
board_ahci_mcp79 = board_ahci_mcp77,
|
2005-04-17 02:20:36 +04:00
|
|
|
};
|
|
|
|
|
|
2007-10-19 14:42:56 +04:00
|
|
|
static int ahci_init_one(struct pci_dev *pdev, const struct pci_device_id *ent);
|
libata: make reset related methods proper port operations
Currently reset methods are not specified directly in the
ata_port_operations table. If a LLD wants to use custom reset
methods, it should construct and use a error_handler which uses those
reset methods. It's done this way for two reasons.
First, the ops table already contained too many methods and adding
four more of them would noticeably increase the amount of necessary
boilerplate code all over low level drivers.
Second, as ->error_handler uses those reset methods, it can get
confusing. ie. By overriding ->error_handler, those reset ops can be
made useless making layering a bit hazy.
Now that ops table uses inheritance, the first problem doesn't exist
anymore. The second isn't completely solved but is relieved by
providing default values - most drivers can just override what it has
implemented and don't have to concern itself about higher level
callbacks. In fact, there currently is no driver which actually
modifies error handling behavior. Drivers which override
->error_handler just wraps the standard error handler only to prepare
the controller for EH. I don't think making ops layering strict has
any noticeable benefit.
This patch makes ->prereset, ->softreset, ->hardreset, ->postreset and
their PMP counterparts propoer ops. Default ops are provided in the
base ops tables and drivers are converted to override individual reset
methods instead of creating custom error_handler.
* ata_std_error_handler() doesn't use sata_std_hardreset() if SCRs
aren't accessible. sata_promise doesn't need to use separate
error_handlers for PATA and SATA anymore.
* softreset is broken for sata_inic162x and sata_sx4. As libata now
always prefers hardreset, this doesn't really matter but the ops are
forced to NULL using ATA_OP_NULL for documentation purpose.
* pata_hpt374 needs to use different prereset for the first and second
PCI functions. This used to be done by branching from
hpt374_error_handler(). The proper way to do this is to use
separate ops and port_info tables for each function. Converted.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:50 +03:00
|
|
|
static int ahci_vt8251_hardreset(struct ata_link *link, unsigned int *class,
|
|
|
|
|
unsigned long deadline);
|
2013-11-19 04:06:38 +04:00
|
|
|
static void ahci_mcp89_apple_enable(struct pci_dev *pdev);
|
|
|
|
|
static bool is_mcp89_apple(struct pci_dev *pdev);
|
libata: make reset related methods proper port operations
Currently reset methods are not specified directly in the
ata_port_operations table. If a LLD wants to use custom reset
methods, it should construct and use a error_handler which uses those
reset methods. It's done this way for two reasons.
First, the ops table already contained too many methods and adding
four more of them would noticeably increase the amount of necessary
boilerplate code all over low level drivers.
Second, as ->error_handler uses those reset methods, it can get
confusing. ie. By overriding ->error_handler, those reset ops can be
made useless making layering a bit hazy.
Now that ops table uses inheritance, the first problem doesn't exist
anymore. The second isn't completely solved but is relieved by
providing default values - most drivers can just override what it has
implemented and don't have to concern itself about higher level
callbacks. In fact, there currently is no driver which actually
modifies error handling behavior. Drivers which override
->error_handler just wraps the standard error handler only to prepare
the controller for EH. I don't think making ops layering strict has
any noticeable benefit.
This patch makes ->prereset, ->softreset, ->hardreset, ->postreset and
their PMP counterparts propoer ops. Default ops are provided in the
base ops tables and drivers are converted to override individual reset
methods instead of creating custom error_handler.
* ata_std_error_handler() doesn't use sata_std_hardreset() if SCRs
aren't accessible. sata_promise doesn't need to use separate
error_handlers for PATA and SATA anymore.
* softreset is broken for sata_inic162x and sata_sx4. As libata now
always prefers hardreset, this doesn't really matter but the ops are
forced to NULL using ATA_OP_NULL for documentation purpose.
* pata_hpt374 needs to use different prereset for the first and second
PCI functions. This used to be done by branching from
hpt374_error_handler(). The proper way to do this is to use
separate ops and port_info tables for each function. Converted.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:50 +03:00
|
|
|
static int ahci_p5wdh_hardreset(struct ata_link *link, unsigned int *class,
|
|
|
|
|
unsigned long deadline);
|
2007-03-02 11:31:26 +03:00
|
|
|
#ifdef CONFIG_PM
|
2006-07-26 10:59:26 +04:00
|
|
|
static int ahci_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg);
|
|
|
|
|
static int ahci_pci_device_resume(struct pci_dev *pdev);
|
2007-03-02 11:31:26 +03:00
|
|
|
#endif
|
2006-11-01 12:00:24 +03:00
|
|
|
|
2010-09-21 11:25:48 +04:00
|
|
|
static struct scsi_host_template ahci_sht = {
|
|
|
|
|
AHCI_SHT("ahci"),
|
|
|
|
|
};
|
|
|
|
|
|
libata: implement and use ops inheritance
libata lets low level drivers build ata_port_operations table and
register it with libata core layer. This allows low level drivers
high level of flexibility but also burdens them with lots of
boilerplate entries.
This becomes worse for drivers which support related similar
controllers which differ slightly. They share most of the operations
except for a few. However, the driver still needs to list all
operations for each variant. This results in large number of
duplicate entries, which is not only inefficient but also error-prone
as it becomes very difficult to tell what the actual differences are.
This duplicate boilerplates all over the low level drivers also make
updating the core layer exteremely difficult and error-prone. When
compounded with multi-branched development model, it ends up
accumulating inconsistencies over time. Some of those inconsistencies
cause immediate problems and fixed. Others just remain there dormant
making maintenance increasingly difficult.
To rectify the problem, this patch implements ata_port_operations
inheritance. To allow LLDs to easily re-use their own ops tables
overriding only specific methods, this patch implements poor man's
class inheritance. An ops table has ->inherits field which can be set
to any ops table as long as it doesn't create a loop. When the host
is started, the inheritance chain is followed and any operation which
isn't specified is taken from the nearest ancestor which has it
specified. This operation is called finalization and done only once
per an ops table and the LLD doesn't have to do anything special about
it other than making the ops table non-const such that libata can
update it.
libata provides four base ops tables lower drivers can inherit from -
base, sata, pmp, sff and bmdma. To avoid overriding these ops
accidentaly, these ops are declared const and LLDs should always
inherit these instead of using them directly.
After finalization, all the ops table are identical before and after
the patch except for setting .irq_handler to ata_interrupt in drivers
which didn't use to. The .irq_handler doesn't have any actual effect
and the field will soon be removed by later patch.
* sata_sx4 is still using old style EH and currently doesn't take
advantage of ops inheritance.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:49 +03:00
|
|
|
static struct ata_port_operations ahci_vt8251_ops = {
|
|
|
|
|
.inherits = &ahci_ops,
|
libata: make reset related methods proper port operations
Currently reset methods are not specified directly in the
ata_port_operations table. If a LLD wants to use custom reset
methods, it should construct and use a error_handler which uses those
reset methods. It's done this way for two reasons.
First, the ops table already contained too many methods and adding
four more of them would noticeably increase the amount of necessary
boilerplate code all over low level drivers.
Second, as ->error_handler uses those reset methods, it can get
confusing. ie. By overriding ->error_handler, those reset ops can be
made useless making layering a bit hazy.
Now that ops table uses inheritance, the first problem doesn't exist
anymore. The second isn't completely solved but is relieved by
providing default values - most drivers can just override what it has
implemented and don't have to concern itself about higher level
callbacks. In fact, there currently is no driver which actually
modifies error handling behavior. Drivers which override
->error_handler just wraps the standard error handler only to prepare
the controller for EH. I don't think making ops layering strict has
any noticeable benefit.
This patch makes ->prereset, ->softreset, ->hardreset, ->postreset and
their PMP counterparts propoer ops. Default ops are provided in the
base ops tables and drivers are converted to override individual reset
methods instead of creating custom error_handler.
* ata_std_error_handler() doesn't use sata_std_hardreset() if SCRs
aren't accessible. sata_promise doesn't need to use separate
error_handlers for PATA and SATA anymore.
* softreset is broken for sata_inic162x and sata_sx4. As libata now
always prefers hardreset, this doesn't really matter but the ops are
forced to NULL using ATA_OP_NULL for documentation purpose.
* pata_hpt374 needs to use different prereset for the first and second
PCI functions. This used to be done by branching from
hpt374_error_handler(). The proper way to do this is to use
separate ops and port_info tables for each function. Converted.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:50 +03:00
|
|
|
.hardreset = ahci_vt8251_hardreset,
|
libata: implement and use ops inheritance
libata lets low level drivers build ata_port_operations table and
register it with libata core layer. This allows low level drivers
high level of flexibility but also burdens them with lots of
boilerplate entries.
This becomes worse for drivers which support related similar
controllers which differ slightly. They share most of the operations
except for a few. However, the driver still needs to list all
operations for each variant. This results in large number of
duplicate entries, which is not only inefficient but also error-prone
as it becomes very difficult to tell what the actual differences are.
This duplicate boilerplates all over the low level drivers also make
updating the core layer exteremely difficult and error-prone. When
compounded with multi-branched development model, it ends up
accumulating inconsistencies over time. Some of those inconsistencies
cause immediate problems and fixed. Others just remain there dormant
making maintenance increasingly difficult.
To rectify the problem, this patch implements ata_port_operations
inheritance. To allow LLDs to easily re-use their own ops tables
overriding only specific methods, this patch implements poor man's
class inheritance. An ops table has ->inherits field which can be set
to any ops table as long as it doesn't create a loop. When the host
is started, the inheritance chain is followed and any operation which
isn't specified is taken from the nearest ancestor which has it
specified. This operation is called finalization and done only once
per an ops table and the LLD doesn't have to do anything special about
it other than making the ops table non-const such that libata can
update it.
libata provides four base ops tables lower drivers can inherit from -
base, sata, pmp, sff and bmdma. To avoid overriding these ops
accidentaly, these ops are declared const and LLDs should always
inherit these instead of using them directly.
After finalization, all the ops table are identical before and after
the patch except for setting .irq_handler to ata_interrupt in drivers
which didn't use to. The .irq_handler doesn't have any actual effect
and the field will soon be removed by later patch.
* sata_sx4 is still using old style EH and currently doesn't take
advantage of ops inheritance.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:49 +03:00
|
|
|
};
|
2007-10-25 09:59:16 +04:00
|
|
|
|
libata: implement and use ops inheritance
libata lets low level drivers build ata_port_operations table and
register it with libata core layer. This allows low level drivers
high level of flexibility but also burdens them with lots of
boilerplate entries.
This becomes worse for drivers which support related similar
controllers which differ slightly. They share most of the operations
except for a few. However, the driver still needs to list all
operations for each variant. This results in large number of
duplicate entries, which is not only inefficient but also error-prone
as it becomes very difficult to tell what the actual differences are.
This duplicate boilerplates all over the low level drivers also make
updating the core layer exteremely difficult and error-prone. When
compounded with multi-branched development model, it ends up
accumulating inconsistencies over time. Some of those inconsistencies
cause immediate problems and fixed. Others just remain there dormant
making maintenance increasingly difficult.
To rectify the problem, this patch implements ata_port_operations
inheritance. To allow LLDs to easily re-use their own ops tables
overriding only specific methods, this patch implements poor man's
class inheritance. An ops table has ->inherits field which can be set
to any ops table as long as it doesn't create a loop. When the host
is started, the inheritance chain is followed and any operation which
isn't specified is taken from the nearest ancestor which has it
specified. This operation is called finalization and done only once
per an ops table and the LLD doesn't have to do anything special about
it other than making the ops table non-const such that libata can
update it.
libata provides four base ops tables lower drivers can inherit from -
base, sata, pmp, sff and bmdma. To avoid overriding these ops
accidentaly, these ops are declared const and LLDs should always
inherit these instead of using them directly.
After finalization, all the ops table are identical before and after
the patch except for setting .irq_handler to ata_interrupt in drivers
which didn't use to. The .irq_handler doesn't have any actual effect
and the field will soon be removed by later patch.
* sata_sx4 is still using old style EH and currently doesn't take
advantage of ops inheritance.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:49 +03:00
|
|
|
static struct ata_port_operations ahci_p5wdh_ops = {
|
|
|
|
|
.inherits = &ahci_ops,
|
libata: make reset related methods proper port operations
Currently reset methods are not specified directly in the
ata_port_operations table. If a LLD wants to use custom reset
methods, it should construct and use a error_handler which uses those
reset methods. It's done this way for two reasons.
First, the ops table already contained too many methods and adding
four more of them would noticeably increase the amount of necessary
boilerplate code all over low level drivers.
Second, as ->error_handler uses those reset methods, it can get
confusing. ie. By overriding ->error_handler, those reset ops can be
made useless making layering a bit hazy.
Now that ops table uses inheritance, the first problem doesn't exist
anymore. The second isn't completely solved but is relieved by
providing default values - most drivers can just override what it has
implemented and don't have to concern itself about higher level
callbacks. In fact, there currently is no driver which actually
modifies error handling behavior. Drivers which override
->error_handler just wraps the standard error handler only to prepare
the controller for EH. I don't think making ops layering strict has
any noticeable benefit.
This patch makes ->prereset, ->softreset, ->hardreset, ->postreset and
their PMP counterparts propoer ops. Default ops are provided in the
base ops tables and drivers are converted to override individual reset
methods instead of creating custom error_handler.
* ata_std_error_handler() doesn't use sata_std_hardreset() if SCRs
aren't accessible. sata_promise doesn't need to use separate
error_handlers for PATA and SATA anymore.
* softreset is broken for sata_inic162x and sata_sx4. As libata now
always prefers hardreset, this doesn't really matter but the ops are
forced to NULL using ATA_OP_NULL for documentation purpose.
* pata_hpt374 needs to use different prereset for the first and second
PCI functions. This used to be done by branching from
hpt374_error_handler(). The proper way to do this is to use
separate ops and port_info tables for each function. Converted.
Signed-off-by: Tejun Heo <htejun@gmail.com>
2008-03-25 06:22:50 +03:00
|
|
|
.hardreset = ahci_p5wdh_hardreset,
|
2007-10-25 09:59:16 +04:00
|
|
|
};
|
|
|
|
|
|
2005-11-28 12:06:23 +03:00
|
|
|
static const struct ata_port_info ahci_port_info[] = {
|
2010-03-29 05:32:39 +04:00
|
|
|
/* by features */
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci] = {
|
2007-04-22 21:41:05 +04:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-07-08 09:13:16 +04:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2005-04-17 02:20:36 +04:00
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_ign_iferr] = {
|
2010-03-29 05:32:39 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_IGN_IRQ_IF_ERR),
|
2007-09-23 08:19:55 +04:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-07-08 09:13:16 +04:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2010-03-29 05:32:39 +04:00
|
|
|
.port_ops = &ahci_ops,
|
2006-04-17 16:17:59 +04:00
|
|
|
},
|
2014-02-18 19:22:17 +04:00
|
|
|
[board_ahci_noncq] = {
|
|
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_NCQ),
|
|
|
|
|
.flags = AHCI_FLAG_COMMON,
|
|
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
|
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_nosntf] = {
|
2010-03-29 05:32:39 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_SNTF),
|
2007-09-23 08:19:55 +04:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-07-08 09:13:16 +04:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2006-11-29 05:33:14 +03:00
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_yes_fbs] = {
|
2010-07-24 18:53:48 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_YES_FBS),
|
|
|
|
|
.flags = AHCI_FLAG_COMMON,
|
|
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
|
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2010-03-29 05:32:39 +04:00
|
|
|
/* by chipsets */
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_mcp65] = {
|
2010-03-30 05:28:32 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_FPDMA_AA | AHCI_HFLAG_NO_PMP |
|
|
|
|
|
AHCI_HFLAG_YES_NCQ),
|
2011-03-16 13:14:55 +03:00
|
|
|
.flags = AHCI_FLAG_COMMON | ATA_FLAG_NO_DIPM,
|
2010-03-30 05:28:32 +04:00
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
|
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_mcp77] = {
|
2010-03-30 05:28:32 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_FPDMA_AA | AHCI_HFLAG_NO_PMP),
|
|
|
|
|
.flags = AHCI_FLAG_COMMON,
|
|
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
|
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_mcp89] = {
|
2010-03-30 05:28:32 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_FPDMA_AA),
|
2007-09-23 08:19:55 +04:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-07-08 09:13:16 +04:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2010-03-29 05:32:39 +04:00
|
|
|
.port_ops = &ahci_ops,
|
2007-03-27 14:33:05 +04:00
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_mv] = {
|
2007-09-23 08:19:55 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_NCQ | AHCI_HFLAG_NO_MSI |
|
2008-08-29 18:03:59 +04:00
|
|
|
AHCI_HFLAG_MV_PATA | AHCI_HFLAG_NO_PMP),
|
2011-02-04 22:05:48 +03:00
|
|
|
.flags = ATA_FLAG_SATA | ATA_FLAG_PIO_DMA,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2007-07-08 10:29:42 +04:00
|
|
|
.udma_mask = ATA_UDMA6,
|
|
|
|
|
.port_ops = &ahci_ops,
|
|
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_sb600] = {
|
2010-03-29 05:32:39 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_IGN_SERR_INTERNAL |
|
|
|
|
|
AHCI_HFLAG_NO_MSI | AHCI_HFLAG_SECT255 |
|
|
|
|
|
AHCI_HFLAG_32BIT_ONLY),
|
2008-02-22 16:00:31 +03:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
2009-03-14 23:38:24 +03:00
|
|
|
.pio_mask = ATA_PIO4,
|
2008-02-22 16:00:31 +03:00
|
|
|
.udma_mask = ATA_UDMA6,
|
2011-06-21 13:17:38 +04:00
|
|
|
.port_ops = &ahci_pmp_retry_srst_ops,
|
2008-02-22 16:00:31 +03:00
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_sb700] = { /* for SB700 and SB800 */
|
2010-03-29 05:32:39 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_IGN_SERR_INTERNAL),
|
2009-04-09 01:25:31 +04:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
|
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
2011-06-21 13:17:38 +04:00
|
|
|
.port_ops = &ahci_pmp_retry_srst_ops,
|
2009-04-09 01:25:31 +04:00
|
|
|
},
|
2012-06-05 00:03:37 +04:00
|
|
|
[board_ahci_vt8251] = {
|
2010-03-29 05:32:39 +04:00
|
|
|
AHCI_HFLAGS (AHCI_HFLAG_NO_NCQ | AHCI_HFLAG_NO_PMP),
|
2009-11-16 04:56:05 +03:00
|
|
|
.flags = AHCI_FLAG_COMMON,
|
|
|
|
|
.pio_mask = ATA_PIO4,
|
|
|
|
|
.udma_mask = ATA_UDMA6,
|
2010-03-29 05:32:39 +04:00
|
|
|
.port_ops = &ahci_vt8251_ops,
|
2009-11-16 04:56:05 +03:00
|
|
|
},
|
2005-04-17 02:20:36 +04:00
|
|
|
};
|
|
|
|
|
|
2005-11-10 19:04:11 +03:00
|
|
|
static const struct pci_device_id ahci_pci_tbl[] = {
|
2006-06-23 07:05:36 +04:00
|
|
|
/* Intel */
|
2006-09-28 06:20:11 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2652), board_ahci }, /* ICH6 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2653), board_ahci }, /* ICH6M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x27c1), board_ahci }, /* ICH7 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x27c5), board_ahci }, /* ICH7M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x27c3), board_ahci }, /* ICH7R */
|
2007-01-23 09:13:39 +03:00
|
|
|
{ PCI_VDEVICE(AL, 0x5288), board_ahci_ign_iferr }, /* ULi M5288 */
|
2006-09-28 06:20:11 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2681), board_ahci }, /* ESB2 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2682), board_ahci }, /* ESB2 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2683), board_ahci }, /* ESB2 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x27c6), board_ahci }, /* ICH7-M DH */
|
2007-09-03 07:44:57 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2821), board_ahci }, /* ICH8 */
|
2009-11-16 04:56:05 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2822), board_ahci_nosntf }, /* ICH8 */
|
2007-09-03 07:44:57 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2824), board_ahci }, /* ICH8 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2829), board_ahci }, /* ICH8M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x282a), board_ahci }, /* ICH8M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2922), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2923), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2924), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2925), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2927), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2929), board_ahci }, /* ICH9M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x292a), board_ahci }, /* ICH9M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x292b), board_ahci }, /* ICH9M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x292c), board_ahci }, /* ICH9M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x292f), board_ahci }, /* ICH9M */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x294d), board_ahci }, /* ICH9 */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x294e), board_ahci }, /* ICH9M */
|
2007-09-21 01:35:00 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x502a), board_ahci }, /* Tolapai */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x502b), board_ahci }, /* Tolapai */
|
2008-01-29 04:34:14 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3a05), board_ahci }, /* ICH10 */
|
2009-06-26 19:44:11 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3a22), board_ahci }, /* ICH10 */
|
2008-01-29 04:34:14 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3a25), board_ahci }, /* ICH10 */
|
2009-07-23 00:15:56 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b22), board_ahci }, /* PCH AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b23), board_ahci }, /* PCH AHCI */
|
2008-08-12 04:03:09 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b24), board_ahci }, /* PCH RAID */
|
2008-08-28 03:47:22 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b25), board_ahci }, /* PCH RAID */
|
2009-07-23 00:15:56 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b29), board_ahci }, /* PCH AHCI */
|
2008-08-12 04:03:09 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b2b), board_ahci }, /* PCH RAID */
|
2008-08-28 03:47:22 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b2c), board_ahci }, /* PCH RAID */
|
2009-07-23 00:15:56 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x3b2f), board_ahci }, /* PCH AHCI */
|
2010-01-13 04:00:18 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c02), board_ahci }, /* CPT AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c03), board_ahci }, /* CPT AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c04), board_ahci }, /* CPT RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c05), board_ahci }, /* CPT RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c06), board_ahci }, /* CPT RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1c07), board_ahci }, /* CPT RAID */
|
2010-09-09 20:44:56 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x1d02), board_ahci }, /* PBG AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1d04), board_ahci }, /* PBG RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1d06), board_ahci }, /* PBG RAID */
|
2011-03-11 22:57:42 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2826), board_ahci }, /* PBG RAID */
|
2011-01-10 23:57:17 +03:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2323), board_ahci }, /* DH89xxCC AHCI */
|
2011-04-20 19:45:20 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e02), board_ahci }, /* Panther Point AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e03), board_ahci }, /* Panther Point AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e04), board_ahci }, /* Panther Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e05), board_ahci }, /* Panther Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e06), board_ahci }, /* Panther Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e07), board_ahci }, /* Panther Point RAID */
|
2011-07-15 03:50:49 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x1e0e), board_ahci }, /* Panther Point RAID */
|
2012-01-24 04:27:30 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c02), board_ahci }, /* Lynx Point AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c03), board_ahci }, /* Lynx Point AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c04), board_ahci }, /* Lynx Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c05), board_ahci }, /* Lynx Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c06), board_ahci }, /* Lynx Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c07), board_ahci }, /* Lynx Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c0e), board_ahci }, /* Lynx Point RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8c0f), board_ahci }, /* Lynx Point RAID */
|
2012-08-09 20:02:31 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c02), board_ahci }, /* Lynx Point-LP AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c03), board_ahci }, /* Lynx Point-LP AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c04), board_ahci }, /* Lynx Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c05), board_ahci }, /* Lynx Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c06), board_ahci }, /* Lynx Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c07), board_ahci }, /* Lynx Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c0e), board_ahci }, /* Lynx Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c0f), board_ahci }, /* Lynx Point-LP RAID */
|
2013-01-26 00:01:05 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f22), board_ahci }, /* Avoton AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f23), board_ahci }, /* Avoton AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f24), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f25), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f26), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f27), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f2e), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f2f), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f32), board_ahci }, /* Avoton AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f33), board_ahci }, /* Avoton AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f34), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f35), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f36), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f37), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f3e), board_ahci }, /* Avoton RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x1f3f), board_ahci }, /* Avoton RAID */
|
2013-02-21 23:08:51 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x2823), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x2827), board_ahci }, /* Wellsburg RAID */
|
2013-02-09 05:34:47 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d02), board_ahci }, /* Wellsburg AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d04), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d06), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d0e), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d62), board_ahci }, /* Wellsburg AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d64), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d66), board_ahci }, /* Wellsburg RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x8d6e), board_ahci }, /* Wellsburg RAID */
|
2013-06-20 03:36:45 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x23a3), board_ahci }, /* Coleto Creek AHCI */
|
2013-11-04 21:24:58 +04:00
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c83), board_ahci }, /* Wildcat Point-LP AHCI */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c85), board_ahci }, /* Wildcat Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c87), board_ahci }, /* Wildcat Point-LP RAID */
|
|
|
|
|
{ PCI_VDEVICE(INTEL, 0x9c8f), board_ahci }, /* Wildcat Point-LP RAID */
|
2006-06-23 07:05:36 +04:00
|
|
|
|
2007-02-26 14:24:03 +03:00
|
|
|
/* JMicron 360/1/3/5/6, match class to avoid IDE function */
|
|
|
|
|
{ PCI_VENDOR_ID_JMICRON, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
|
|
|
|
|
PCI_CLASS_STORAGE_SATA_AHCI, 0xffffff, board_ahci_ign_iferr },
|
2012-09-10 04:09:04 +04:00
|
|
|
/* JMicron 362B and 362C have an AHCI function with IDE class code */
|
|
|
|
|
{ PCI_VDEVICE(JMICRON, 0x2362), board_ahci_ign_iferr },
|
|
|
|
|
{ PCI_VDEVICE(JMICRON, 0x236f), board_ahci_ign_iferr },
|
2006-06-23 07:05:36 +04:00
|
|
|
|
|
|
|
|
/* ATI */
|
2007-04-11 14:23:14 +04:00
|
|
|
{ PCI_VDEVICE(ATI, 0x4380), board_ahci_sb600 }, /* ATI SB600 */
|
2008-02-22 16:00:31 +03:00
|
|
|
{ PCI_VDEVICE(ATI, 0x4390), board_ahci_sb700 }, /* ATI SB700/800 */
|
|
|
|
|
{ PCI_VDEVICE(ATI, 0x4391), board_ahci_sb700 }, /* ATI SB700/800 */
|
|
|
|
|
{ PCI_VDEVICE(ATI, 0x4392), board_ahci_sb700 }, /* ATI SB700/800 */
|
|
|
|
|
{ PCI_VDEVICE(ATI, 0x4393), board_ahci_sb700 }, /* ATI SB700/800 */
|
|
|
|
|
{ PCI_VDEVICE(ATI, 0x4394), board_ahci_sb700 }, /* ATI SB700/800 */
|
|
|
|
|
{ PCI_VDEVICE(ATI, 0x4395), board_ahci_sb700 }, /* ATI SB700/800 */
|
2006-06-23 07:05:36 +04:00
|
|
|
|
2009-07-29 07:34:49 +04:00
|
|
|
/* AMD */
|
2009-10-13 07:14:00 +04:00
|
|
|
{ PCI_VDEVICE(AMD, 0x7800), board_ahci }, /* AMD Hudson-2 */
|
2013-06-03 14:24:10 +04:00
|
|
|
{ PCI_VDEVICE(AMD, 0x7900), board_ahci }, /* AMD CZ */
|
2009-07-29 07:34:49 +04:00
|
|
|
/* AMD is using RAID class only for ahci controllers */
|
|
|
|
|
{ PCI_VENDOR_ID_AMD, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
|
|
|
|
|
PCI_CLASS_STORAGE_RAID << 8, 0xffffff, board_ahci },
|
|
|
|
|
|
2006-06-23 07:05:36 +04:00
|
|
|
/* VIA */
|
2006-09-28 06:20:11 +04:00
|
|
|
{ PCI_VDEVICE(VIA, 0x3349), board_ahci_vt8251 }, /* VIA VT8251 */
|
2007-04-11 12:27:14 +04:00
|
|
|
{ PCI_VDEVICE(VIA, 0x6287), board_ahci_vt8251 }, /* VIA VT8251 */
|
2006-06-23 07:05:36 +04:00
|
|
|
|
|
|
|
|
/* NVIDIA */
|
2008-06-09 19:13:04 +04:00
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x044c), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x044d), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x044e), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x044f), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x045c), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x045d), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x045e), board_ahci_mcp65 }, /* MCP65 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x045f), board_ahci_mcp65 }, /* MCP65 */
|
2010-03-29 05:32:39 +04:00
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0550), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0551), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0552), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0553), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0554), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0555), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0556), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0557), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0558), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0559), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x055a), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x055b), board_ahci_mcp67 }, /* MCP67 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0580), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0581), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0582), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0583), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0584), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0585), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0586), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0587), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0588), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0589), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058a), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058b), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058c), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058d), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058e), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x058f), board_ahci_mcp_linux }, /* Linux ID */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f0), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f1), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f2), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f3), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f4), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f5), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f6), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f7), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f8), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07f9), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07fa), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x07fb), board_ahci_mcp73 }, /* MCP73 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad0), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad1), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad2), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad3), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad4), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad5), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad6), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad7), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad8), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ad9), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ada), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0adb), board_ahci_mcp77 }, /* MCP77 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab4), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab5), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab6), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab7), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab8), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0ab9), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0aba), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0abb), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0abc), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0abd), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0abe), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0abf), board_ahci_mcp79 }, /* MCP79 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d84), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d85), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d86), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d87), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d88), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d89), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8a), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8b), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8c), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8d), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8e), board_ahci_mcp89 }, /* MCP89 */
|
|
|
|
|
{ PCI_VDEVICE(NVIDIA, 0x0d8f), board_ahci_mcp89 }, /* MCP89 */
|
2006-06-23 07:05:36 +04:00
|
|
|
|
2006-07-29 12:10:14 +04:00
|
|
|
/* SiS */
|
2008-08-01 07:51:43 +04:00
|
|
|
{ PCI_VDEVICE(SI, 0x1184), board_ahci }, /* SiS 966 */
|
|
|
|
|
{ PCI_VDEVICE(SI, 0x1185), board_ahci }, /* SiS 968 */
|
|
|
|
|
{ PCI_VDEVICE(SI, 0x0186), board_ahci }, /* SiS 968 */
|
2006-07-29 12:10:14 +04:00
|
|
|
|
2012-01-06 16:33:39 +04:00
|
|
|
/* ST Microelectronics */
|
|
|
|
|
{ PCI_VDEVICE(STMICRO, 0xCC06), board_ahci }, /* ST ConneXt */
|
|
|
|
|
|
2007-07-08 10:29:42 +04:00
|
|
|
/* Marvell */
|
|
|
|
|
{ PCI_VDEVICE(MARVELL, 0x6145), board_ahci_mv }, /* 6145 */
|
2008-03-14 01:22:24 +03:00
|
|
|
{ PCI_VDEVICE(MARVELL, 0x6121), board_ahci_mv }, /* 6121 */
|
2013-04-08 21:32:49 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x9123),
|
2011-01-19 04:03:26 +03:00
|
|
|
.class = PCI_CLASS_STORAGE_SATA_AHCI,
|
|
|
|
|
.class_mask = 0xffffff,
|
2010-07-24 18:53:48 +04:00
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9128 */
|
2013-04-08 21:32:49 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x9125),
|
2011-02-08 15:54:32 +03:00
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9125 */
|
2013-12-23 16:24:35 +04:00
|
|
|
{ PCI_DEVICE_SUB(PCI_VENDOR_ID_MARVELL_EXT, 0x9178,
|
|
|
|
|
PCI_VENDOR_ID_MARVELL_EXT, 0x9170),
|
|
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9170 */
|
2013-04-08 21:32:49 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x917a),
|
2012-04-27 10:42:30 +04:00
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9172 */
|
2013-05-29 05:20:35 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x9172),
|
|
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9172 */
|
2013-04-08 21:32:49 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x9192),
|
2012-09-04 19:07:18 +04:00
|
|
|
.driver_data = board_ahci_yes_fbs }, /* 88se9172 on some Gigabyte */
|
2013-04-08 21:32:49 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x91a3),
|
2010-11-29 17:57:14 +03:00
|
|
|
.driver_data = board_ahci_yes_fbs },
|
2013-11-18 02:56:17 +04:00
|
|
|
{ PCI_DEVICE(PCI_VENDOR_ID_MARVELL_EXT, 0x9230),
|
|
|
|
|
.driver_data = board_ahci_yes_fbs },
|
2007-07-08 10:29:42 +04:00
|
|
|
|
2008-10-23 07:08:16 +04:00
|
|
|
/* Promise */
|
|
|
|
|
{ PCI_VDEVICE(PROMISE, 0x3f20), board_ahci }, /* PDC42819 */
|
|
|
|
|
|
2011-11-09 10:47:36 +04:00
|
|
|
/* Asmedia */
|
2012-09-04 19:25:25 +04:00
|
|
|
{ PCI_VDEVICE(ASMEDIA, 0x0601), board_ahci }, /* ASM1060 */
|
|
|
|
|
{ PCI_VDEVICE(ASMEDIA, 0x0602), board_ahci }, /* ASM1060 */
|
|
|
|
|
{ PCI_VDEVICE(ASMEDIA, 0x0611), board_ahci }, /* ASM1061 */
|
|
|
|
|
{ PCI_VDEVICE(ASMEDIA, 0x0612), board_ahci }, /* ASM1062 */
|
2011-11-09 10:47:36 +04:00
|
|
|
|
2014-02-18 19:22:17 +04:00
|
|
|
/*
|
|
|
|
|
* Samsung SSDs found on some macbooks. NCQ times out.
|
|
|
|
|
* https://bugzilla.kernel.org/show_bug.cgi?id=60731
|
|
|
|
|
*/
|
|
|
|
|
{ PCI_VDEVICE(SAMSUNG, 0x1600), board_ahci_noncq },
|
|
|
|
|
|
2013-01-05 02:39:09 +04:00
|
|
|
/* Enmotus */
|
|
|
|
|
{ PCI_DEVICE(0x1c44, 0x8000), board_ahci },
|
|
|
|
|
|
2006-11-01 13:10:42 +03:00
|
|
|
/* Generic, PCI class code for AHCI */
|
|
|
|
|
{ PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID, PCI_ANY_ID,
|
2007-01-09 13:32:51 +03:00
|
|
|
PCI_CLASS_STORAGE_SATA_AHCI, 0xffffff, board_ahci },
|
2006-11-01 13:10:42 +03:00
|
|
|
|
2005-04-17 02:20:36 +04:00
|
|
|
{ } /* terminate list */
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
static struct pci_driver ahci_pci_driver = {
|
|
|
|
|
.name = DRV_NAME,
|
|
|
|
|
.id_table = ahci_pci_tbl,
|
|
|
|
|
.probe = ahci_init_one,
|
2007-01-20 10:00:28 +03:00
|
|
|
.remove = ata_pci_remove_one,
|
2007-03-02 11:31:26 +03:00
|
|
|
#ifdef CONFIG_PM
|
2006-07-26 10:59:26 +04:00
|
|
|
.suspend = ahci_pci_device_suspend,
|
2010-03-28 08:22:14 +04:00
|
|
|
.resume = ahci_pci_device_resume,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
#if defined(CONFIG_PATA_MARVELL) || defined(CONFIG_PATA_MARVELL_MODULE)
|
|
|
|
|
static int marvell_enable;
|
|
|
|
|
#else
|
|
|
|
|
static int marvell_enable = 1;
|
|
|
|
|
#endif
|
|
|
|
|
module_param(marvell_enable, int, 0644);
|
|
|
|
|
MODULE_PARM_DESC(marvell_enable, "Marvell SATA via AHCI (1 = enabled)");
|
2008-07-05 08:10:50 +04:00
|
|
|
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
static void ahci_pci_save_initial_config(struct pci_dev *pdev,
|
|
|
|
|
struct ahci_host_priv *hpriv)
|
|
|
|
|
{
|
|
|
|
|
unsigned int force_port_map = 0;
|
|
|
|
|
unsigned int mask_port_map = 0;
|
2005-10-05 10:58:32 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_JMICRON && pdev->device == 0x2361) {
|
|
|
|
|
dev_info(&pdev->dev, "JMB361 has only one port\n");
|
|
|
|
|
force_port_map = 1;
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/*
|
|
|
|
|
* Temporary Marvell 6145 hack: PATA port presence
|
|
|
|
|
* is asserted through the standard AHCI port
|
|
|
|
|
* presence register, as bit 4 (counting from 0)
|
2008-07-05 08:10:50 +04:00
|
|
|
*/
|
2010-03-28 08:22:14 +04:00
|
|
|
if (hpriv->flags & AHCI_HFLAG_MV_PATA) {
|
|
|
|
|
if (pdev->device == 0x6121)
|
|
|
|
|
mask_port_map = 0x3;
|
|
|
|
|
else
|
|
|
|
|
mask_port_map = 0xf;
|
|
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"Disabling your PATA port. Use the boot option 'ahci.marvell_enable=0' to avoid this.\n");
|
|
|
|
|
}
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
ahci_save_initial_config(&pdev->dev, hpriv, force_port_map,
|
|
|
|
|
mask_port_map);
|
2005-04-17 02:20:36 +04:00
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
static int ahci_pci_reset_controller(struct ata_host *host)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2010-03-28 08:22:14 +04:00
|
|
|
struct pci_dev *pdev = to_pci_dev(host->dev);
|
2007-09-23 08:19:54 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
ahci_reset_controller(host);
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_INTEL) {
|
|
|
|
|
struct ahci_host_priv *hpriv = host->private_data;
|
|
|
|
|
u16 tmp16;
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/* configure PCS */
|
|
|
|
|
pci_read_config_word(pdev, 0x92, &tmp16);
|
|
|
|
|
if ((tmp16 & hpriv->port_map) != hpriv->port_map) {
|
|
|
|
|
tmp16 |= hpriv->port_map;
|
|
|
|
|
pci_write_config_word(pdev, 0x92, tmp16);
|
|
|
|
|
}
|
2009-12-09 12:23:04 +03:00
|
|
|
}
|
|
|
|
|
|
2005-04-17 02:20:36 +04:00
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
static void ahci_pci_init_controller(struct ata_host *host)
|
2006-05-15 15:58:29 +04:00
|
|
|
{
|
2010-03-28 08:22:14 +04:00
|
|
|
struct ahci_host_priv *hpriv = host->private_data;
|
|
|
|
|
struct pci_dev *pdev = to_pci_dev(host->dev);
|
|
|
|
|
void __iomem *port_mmio;
|
2006-05-15 15:58:29 +04:00
|
|
|
u32 tmp;
|
2010-03-28 08:22:14 +04:00
|
|
|
int mv;
|
2006-05-15 15:58:29 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
if (hpriv->flags & AHCI_HFLAG_MV_PATA) {
|
|
|
|
|
if (pdev->device == 0x6121)
|
|
|
|
|
mv = 2;
|
|
|
|
|
else
|
|
|
|
|
mv = 4;
|
|
|
|
|
port_mmio = __ahci_port_base(host, mv);
|
2006-05-15 15:58:29 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
writel(0, port_mmio + PORT_IRQ_MASK);
|
2006-05-15 15:58:29 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/* clear port IRQ */
|
|
|
|
|
tmp = readl(port_mmio + PORT_IRQ_STAT);
|
|
|
|
|
VPRINTK("PORT_IRQ_STAT 0x%x\n", tmp);
|
|
|
|
|
if (tmp)
|
|
|
|
|
writel(tmp, port_mmio + PORT_IRQ_STAT);
|
2006-05-15 15:58:29 +04:00
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
ahci_init_controller(host);
|
2007-10-25 09:59:16 +04:00
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
static int ahci_vt8251_hardreset(struct ata_link *link, unsigned int *class,
|
|
|
|
|
unsigned long deadline)
|
2009-12-09 12:23:04 +03:00
|
|
|
{
|
2010-03-28 08:22:14 +04:00
|
|
|
struct ata_port *ap = link->ap;
|
2014-02-22 19:53:30 +04:00
|
|
|
struct ahci_host_priv *hpriv = ap->host->private_data;
|
2010-03-28 08:22:14 +04:00
|
|
|
bool online;
|
2009-12-09 12:23:04 +03:00
|
|
|
int rc;
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
DPRINTK("ENTER\n");
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
ahci_stop_engine(ap);
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
rc = sata_link_hardreset(link, sata_ehc_deb_timing(&link->eh_context),
|
|
|
|
|
deadline, &online, NULL);
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2014-02-22 19:53:30 +04:00
|
|
|
hpriv->start_engine(ap);
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
DPRINTK("EXIT, rc=%d, class=%u\n", rc, *class);
|
2009-12-09 12:23:04 +03:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/* vt8251 doesn't clear BSY on signature FIS reception,
|
|
|
|
|
* request follow-up softreset.
|
|
|
|
|
*/
|
|
|
|
|
return online ? -EAGAIN : rc;
|
2007-09-23 08:19:54 +04:00
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
static int ahci_p5wdh_hardreset(struct ata_link *link, unsigned int *class,
|
|
|
|
|
unsigned long deadline)
|
2007-09-23 08:19:54 +04:00
|
|
|
{
|
2010-03-28 08:22:14 +04:00
|
|
|
struct ata_port *ap = link->ap;
|
2007-10-09 10:01:37 +04:00
|
|
|
struct ahci_port_priv *pp = ap->private_data;
|
2014-02-22 19:53:30 +04:00
|
|
|
struct ahci_host_priv *hpriv = ap->host->private_data;
|
2010-03-28 08:22:14 +04:00
|
|
|
u8 *d2h_fis = pp->rx_fis + RX_FIS_D2H_REG;
|
|
|
|
|
struct ata_taskfile tf;
|
|
|
|
|
bool online;
|
|
|
|
|
int rc;
|
2007-09-23 08:19:54 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
ahci_stop_engine(ap);
|
2007-07-17 23:48:48 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/* clear D2H reception area to properly wait for D2H FIS */
|
|
|
|
|
ata_tf_init(link->device, &tf);
|
2013-06-23 01:39:39 +04:00
|
|
|
tf.command = ATA_BUSY;
|
2010-03-28 08:22:14 +04:00
|
|
|
ata_tf_to_fis(&tf, 0, 0, d2h_fis);
|
2007-09-23 08:19:54 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
rc = sata_link_hardreset(link, sata_ehc_deb_timing(&link->eh_context),
|
|
|
|
|
deadline, &online, NULL);
|
2007-07-17 23:48:48 +04:00
|
|
|
|
2014-02-22 19:53:30 +04:00
|
|
|
hpriv->start_engine(ap);
|
2006-07-26 10:59:26 +04:00
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
/* The pseudo configuration device on SIMG4726 attached to
|
|
|
|
|
* ASUS P5W-DH Deluxe doesn't send signature FIS after
|
|
|
|
|
* hardreset if no device is attached to the first downstream
|
|
|
|
|
* port && the pseudo device locks up on SRST w/ PMP==0. To
|
|
|
|
|
* work around this, wait for !BSY only briefly. If BSY isn't
|
|
|
|
|
* cleared, perform CLO and proceed to IDENTIFY (achieved by
|
|
|
|
|
* ATA_LFLAG_NO_SRST and ATA_LFLAG_ASSUME_ATA).
|
|
|
|
|
*
|
|
|
|
|
* Wait for two seconds. Devices attached to downstream port
|
|
|
|
|
* which can't process the following IDENTIFY after this will
|
|
|
|
|
* have to be reset again. For most cases, this should
|
|
|
|
|
* suffice while making probing snappish enough.
|
|
|
|
|
*/
|
|
|
|
|
if (online) {
|
|
|
|
|
rc = ata_wait_after_reset(link, jiffies + 2 * HZ,
|
|
|
|
|
ahci_check_ready);
|
|
|
|
|
if (rc)
|
|
|
|
|
ahci_kick_engine(ap);
|
2006-07-26 10:59:26 +04:00
|
|
|
}
|
|
|
|
|
return rc;
|
|
|
|
|
}
|
|
|
|
|
|
2010-03-28 08:22:14 +04:00
|
|
|
#ifdef CONFIG_PM
|
2006-07-26 10:59:26 +04:00
|
|
|
static int ahci_pci_device_suspend(struct pci_dev *pdev, pm_message_t mesg)
|
|
|
|
|
{
|
2013-06-03 09:05:36 +04:00
|
|
|
struct ata_host *host = pci_get_drvdata(pdev);
|
2009-05-30 15:50:12 +04:00
|
|
|
struct ahci_host_priv *hpriv = host->private_data;
|
2010-03-03 20:17:34 +03:00
|
|
|
void __iomem *mmio = hpriv->mmio;
|
2006-07-26 10:59:26 +04:00
|
|
|
u32 ctl;
|
|
|
|
|
|
2009-05-30 15:50:12 +04:00
|
|
|
if (mesg.event & PM_EVENT_SUSPEND &&
|
|
|
|
|
hpriv->flags & AHCI_HFLAG_NO_SUSPEND) {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_err(&pdev->dev,
|
|
|
|
|
"BIOS update required for suspend/resume\n");
|
2009-05-30 15:50:12 +04:00
|
|
|
return -EIO;
|
|
|
|
|
}
|
|
|
|
|
|
2008-02-23 21:13:25 +03:00
|
|
|
if (mesg.event & PM_EVENT_SLEEP) {
|
2006-07-26 10:59:26 +04:00
|
|
|
/* AHCI spec rev1.1 section 8.3.3:
|
|
|
|
|
* Software must disable interrupts prior to requesting a
|
|
|
|
|
* transition of the HBA to D3 state.
|
|
|
|
|
*/
|
|
|
|
|
ctl = readl(mmio + HOST_CTL);
|
|
|
|
|
ctl &= ~HOST_IRQ_EN;
|
|
|
|
|
writel(ctl, mmio + HOST_CTL);
|
|
|
|
|
readl(mmio + HOST_CTL); /* flush */
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return ata_pci_device_suspend(pdev, mesg);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int ahci_pci_device_resume(struct pci_dev *pdev)
|
|
|
|
|
{
|
2013-06-03 09:05:36 +04:00
|
|
|
struct ata_host *host = pci_get_drvdata(pdev);
|
2006-07-26 10:59:26 +04:00
|
|
|
int rc;
|
|
|
|
|
|
2006-12-26 13:39:50 +03:00
|
|
|
rc = ata_pci_device_do_resume(pdev);
|
|
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
2006-07-26 10:59:26 +04:00
|
|
|
|
2013-11-19 04:06:38 +04:00
|
|
|
/* Apple BIOS helpfully mangles the registers on resume */
|
|
|
|
|
if (is_mcp89_apple(pdev))
|
|
|
|
|
ahci_mcp89_apple_enable(pdev);
|
|
|
|
|
|
2006-07-26 10:59:26 +04:00
|
|
|
if (pdev->dev.power.power_state.event == PM_EVENT_SUSPEND) {
|
2010-03-03 20:17:39 +03:00
|
|
|
rc = ahci_pci_reset_controller(host);
|
2006-07-26 10:59:26 +04:00
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
|
|
|
|
|
2010-03-03 20:17:42 +03:00
|
|
|
ahci_pci_init_controller(host);
|
2006-07-26 10:59:26 +04:00
|
|
|
}
|
|
|
|
|
|
2006-08-24 11:19:22 +04:00
|
|
|
ata_host_resume(host);
|
2006-07-26 10:59:26 +04:00
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
2007-03-02 11:31:26 +03:00
|
|
|
#endif
|
2006-07-26 10:59:26 +04:00
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
static int ahci_configure_dma_masks(struct pci_dev *pdev, int using_dac)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
|
|
|
|
int rc;
|
|
|
|
|
|
2012-01-06 16:33:39 +04:00
|
|
|
/*
|
|
|
|
|
* If the device fixup already set the dma_mask to some non-standard
|
|
|
|
|
* value, don't extend it here. This happens on STA2X11, for example.
|
|
|
|
|
*/
|
|
|
|
|
if (pdev->dma_mask && pdev->dma_mask < DMA_BIT_MASK(32))
|
|
|
|
|
return 0;
|
|
|
|
|
|
2005-04-17 02:20:36 +04:00
|
|
|
if (using_dac &&
|
2009-04-07 06:01:13 +04:00
|
|
|
!pci_set_dma_mask(pdev, DMA_BIT_MASK(64))) {
|
|
|
|
|
rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(64));
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc) {
|
2009-04-07 06:01:15 +04:00
|
|
|
rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc) {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_err(&pdev->dev,
|
|
|
|
|
"64-bit DMA enable failed\n");
|
2005-04-17 02:20:36 +04:00
|
|
|
return rc;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
} else {
|
2009-04-07 06:01:15 +04:00
|
|
|
rc = pci_set_dma_mask(pdev, DMA_BIT_MASK(32));
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc) {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_err(&pdev->dev, "32-bit DMA enable failed\n");
|
2005-04-17 02:20:36 +04:00
|
|
|
return rc;
|
|
|
|
|
}
|
2009-04-07 06:01:15 +04:00
|
|
|
rc = pci_set_consistent_dma_mask(pdev, DMA_BIT_MASK(32));
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc) {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_err(&pdev->dev,
|
|
|
|
|
"32-bit consistent DMA enable failed\n");
|
2005-04-17 02:20:36 +04:00
|
|
|
return rc;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2010-03-03 20:17:43 +03:00
|
|
|
static void ahci_pci_print_info(struct ata_host *host)
|
|
|
|
|
{
|
|
|
|
|
struct pci_dev *pdev = to_pci_dev(host->dev);
|
|
|
|
|
u16 cc;
|
|
|
|
|
const char *scc_s;
|
|
|
|
|
|
|
|
|
|
pci_read_config_word(pdev, 0x0a, &cc);
|
|
|
|
|
if (cc == PCI_CLASS_STORAGE_IDE)
|
|
|
|
|
scc_s = "IDE";
|
|
|
|
|
else if (cc == PCI_CLASS_STORAGE_SATA)
|
|
|
|
|
scc_s = "SATA";
|
|
|
|
|
else if (cc == PCI_CLASS_STORAGE_RAID)
|
|
|
|
|
scc_s = "RAID";
|
|
|
|
|
else
|
|
|
|
|
scc_s = "unknown";
|
|
|
|
|
|
|
|
|
|
ahci_print_info(host, scc_s);
|
|
|
|
|
}
|
|
|
|
|
|
2007-10-25 09:59:16 +04:00
|
|
|
/* On ASUS P5W DH Deluxe, the second port of PCI device 00:1f.2 is
|
|
|
|
|
* hardwired to on-board SIMG 4726. The chipset is ICH8 and doesn't
|
|
|
|
|
* support PMP and the 4726 either directly exports the device
|
|
|
|
|
* attached to the first downstream port or acts as a hardware storage
|
|
|
|
|
* controller and emulate a single ATA device (can be RAID 0/1 or some
|
|
|
|
|
* other configuration).
|
|
|
|
|
*
|
|
|
|
|
* When there's no device attached to the first downstream port of the
|
|
|
|
|
* 4726, "Config Disk" appears, which is a pseudo ATA device to
|
|
|
|
|
* configure the 4726. However, ATA emulation of the device is very
|
|
|
|
|
* lame. It doesn't send signature D2H Reg FIS after the initial
|
|
|
|
|
* hardreset, pukes on SRST w/ PMP==0 and has bunch of other issues.
|
|
|
|
|
*
|
|
|
|
|
* The following function works around the problem by always using
|
|
|
|
|
* hardreset on the port and not depending on receiving signature FIS
|
|
|
|
|
* afterward. If signature FIS isn't received soon, ATA class is
|
|
|
|
|
* assumed without follow-up softreset.
|
|
|
|
|
*/
|
|
|
|
|
static void ahci_p5wdh_workaround(struct ata_host *host)
|
|
|
|
|
{
|
|
|
|
|
static struct dmi_system_id sysids[] = {
|
|
|
|
|
{
|
|
|
|
|
.ident = "P5W DH Deluxe",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR,
|
|
|
|
|
"ASUSTEK COMPUTER INC"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME, "P5W DH Deluxe"),
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
{ }
|
|
|
|
|
};
|
|
|
|
|
struct pci_dev *pdev = to_pci_dev(host->dev);
|
|
|
|
|
|
|
|
|
|
if (pdev->bus->number == 0 && pdev->devfn == PCI_DEVFN(0x1f, 2) &&
|
|
|
|
|
dmi_check_system(sysids)) {
|
|
|
|
|
struct ata_port *ap = host->ports[1];
|
|
|
|
|
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"enabling ASUS P5W DH Deluxe on-board SIMG4726 workaround\n");
|
2007-10-25 09:59:16 +04:00
|
|
|
|
|
|
|
|
ap->ops = &ahci_p5wdh_ops;
|
|
|
|
|
ap->link.flags |= ATA_LFLAG_NO_SRST | ATA_LFLAG_ASSUME_ATA;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2013-11-19 04:06:38 +04:00
|
|
|
/*
|
|
|
|
|
* Macbook7,1 firmware forcibly disables MCP89 AHCI and changes PCI ID when
|
|
|
|
|
* booting in BIOS compatibility mode. We restore the registers but not ID.
|
|
|
|
|
*/
|
|
|
|
|
static void ahci_mcp89_apple_enable(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
u32 val;
|
|
|
|
|
|
|
|
|
|
printk(KERN_INFO "ahci: enabling MCP89 AHCI mode\n");
|
|
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0xf8, &val);
|
|
|
|
|
val |= 1 << 0x1b;
|
|
|
|
|
/* the following changes the device ID, but appears not to affect function */
|
|
|
|
|
/* val = (val & ~0xf0000000) | 0x80000000; */
|
|
|
|
|
pci_write_config_dword(pdev, 0xf8, val);
|
|
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0x54c, &val);
|
|
|
|
|
val |= 1 << 0xc;
|
|
|
|
|
pci_write_config_dword(pdev, 0x54c, val);
|
|
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0x4a4, &val);
|
|
|
|
|
val &= 0xff;
|
|
|
|
|
val |= 0x01060100;
|
|
|
|
|
pci_write_config_dword(pdev, 0x4a4, val);
|
|
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0x54c, &val);
|
|
|
|
|
val &= ~(1 << 0xc);
|
|
|
|
|
pci_write_config_dword(pdev, 0x54c, val);
|
|
|
|
|
|
|
|
|
|
pci_read_config_dword(pdev, 0xf8, &val);
|
|
|
|
|
val &= ~(1 << 0x1b);
|
|
|
|
|
pci_write_config_dword(pdev, 0xf8, val);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static bool is_mcp89_apple(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
return pdev->vendor == PCI_VENDOR_ID_NVIDIA &&
|
|
|
|
|
pdev->device == PCI_DEVICE_ID_NVIDIA_NFORCE_MCP89_SATA &&
|
|
|
|
|
pdev->subsystem_vendor == PCI_VENDOR_ID_APPLE &&
|
|
|
|
|
pdev->subsystem_device == 0xcb89;
|
|
|
|
|
}
|
|
|
|
|
|
2009-10-03 13:27:29 +04:00
|
|
|
/* only some SB600 ahci controllers can do 64bit DMA */
|
|
|
|
|
static bool ahci_sb600_enable_64bit(struct pci_dev *pdev)
|
2009-05-27 11:04:43 +04:00
|
|
|
{
|
|
|
|
|
static const struct dmi_system_id sysids[] = {
|
2009-08-16 16:04:02 +04:00
|
|
|
/*
|
|
|
|
|
* The oldest version known to be broken is 0901 and
|
|
|
|
|
* working is 1501 which was released on 2007-10-26.
|
2009-10-03 13:27:29 +04:00
|
|
|
* Enable 64bit DMA on 1501 and anything newer.
|
|
|
|
|
*
|
2009-08-16 16:04:02 +04:00
|
|
|
* Please read bko#9412 for more info.
|
|
|
|
|
*/
|
2009-05-27 11:04:43 +04:00
|
|
|
{
|
|
|
|
|
.ident = "ASUS M2A-VM",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"ASUSTeK Computer INC."),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "M2A-VM"),
|
|
|
|
|
},
|
2009-08-16 16:04:02 +04:00
|
|
|
.driver_data = "20071026", /* yyyymmdd */
|
2009-05-27 11:04:43 +04:00
|
|
|
},
|
2009-11-03 12:06:48 +03:00
|
|
|
/*
|
|
|
|
|
* All BIOS versions for the MSI K9A2 Platinum (MS-7376)
|
|
|
|
|
* support 64bit DMA.
|
|
|
|
|
*
|
|
|
|
|
* BIOS versions earlier than 1.5 had the Manufacturer DMI
|
|
|
|
|
* fields as "MICRO-STAR INTERANTIONAL CO.,LTD".
|
|
|
|
|
* This spelling mistake was fixed in BIOS version 1.5, so
|
|
|
|
|
* 1.5 and later have the Manufacturer as
|
|
|
|
|
* "MICRO-STAR INTERNATIONAL CO.,LTD".
|
|
|
|
|
* So try to match on DMI_BOARD_VENDOR of "MICRO-STAR INTER".
|
|
|
|
|
*
|
|
|
|
|
* BIOS versions earlier than 1.9 had a Board Product Name
|
|
|
|
|
* DMI field of "MS-7376". This was changed to be
|
|
|
|
|
* "K9A2 Platinum (MS-7376)" in version 1.9, but we can still
|
|
|
|
|
* match on DMI_BOARD_NAME of "MS-7376".
|
|
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "MSI K9A2 Platinum",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"MICRO-STAR INTER"),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "MS-7376"),
|
|
|
|
|
},
|
|
|
|
|
},
|
2012-06-28 06:32:14 +04:00
|
|
|
/*
|
|
|
|
|
* All BIOS versions for the MSI K9AGM2 (MS-7327) support
|
|
|
|
|
* 64bit DMA.
|
|
|
|
|
*
|
|
|
|
|
* This board also had the typo mentioned above in the
|
|
|
|
|
* Manufacturer DMI field (fixed in BIOS version 1.5), so
|
|
|
|
|
* match on DMI_BOARD_VENDOR of "MICRO-STAR INTER" again.
|
|
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "MSI K9AGM2",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"MICRO-STAR INTER"),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "MS-7327"),
|
|
|
|
|
},
|
|
|
|
|
},
|
2011-06-27 10:33:44 +04:00
|
|
|
/*
|
|
|
|
|
* All BIOS versions for the Asus M3A support 64bit DMA.
|
|
|
|
|
* (all release versions from 0301 to 1206 were tested)
|
|
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "ASUS M3A",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"ASUSTeK Computer INC."),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "M3A"),
|
|
|
|
|
},
|
|
|
|
|
},
|
2009-05-27 11:04:43 +04:00
|
|
|
{ }
|
|
|
|
|
};
|
2009-08-16 16:04:02 +04:00
|
|
|
const struct dmi_system_id *match;
|
2009-10-03 13:27:29 +04:00
|
|
|
int year, month, date;
|
|
|
|
|
char buf[9];
|
2009-05-27 11:04:43 +04:00
|
|
|
|
2009-08-16 16:04:02 +04:00
|
|
|
match = dmi_first_match(sysids);
|
2009-05-27 11:04:43 +04:00
|
|
|
if (pdev->bus->number != 0 || pdev->devfn != PCI_DEVFN(0x12, 0) ||
|
2009-08-16 16:04:02 +04:00
|
|
|
!match)
|
2009-05-27 11:04:43 +04:00
|
|
|
return false;
|
|
|
|
|
|
2009-11-03 12:06:48 +03:00
|
|
|
if (!match->driver_data)
|
|
|
|
|
goto enable_64bit;
|
|
|
|
|
|
2009-10-03 13:27:29 +04:00
|
|
|
dmi_get_date(DMI_BIOS_DATE, &year, &month, &date);
|
|
|
|
|
snprintf(buf, sizeof(buf), "%04d%02d%02d", year, month, date);
|
2009-08-16 16:04:02 +04:00
|
|
|
|
2009-11-03 12:06:48 +03:00
|
|
|
if (strcmp(buf, match->driver_data) >= 0)
|
|
|
|
|
goto enable_64bit;
|
|
|
|
|
else {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_warn(&pdev->dev,
|
|
|
|
|
"%s: BIOS too old, forcing 32bit DMA, update BIOS\n",
|
|
|
|
|
match->ident);
|
2009-10-03 13:27:29 +04:00
|
|
|
return false;
|
|
|
|
|
}
|
2009-11-03 12:06:48 +03:00
|
|
|
|
|
|
|
|
enable_64bit:
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_warn(&pdev->dev, "%s: enabling 64bit DMA\n", match->ident);
|
2009-11-03 12:06:48 +03:00
|
|
|
return true;
|
2009-05-27 11:04:43 +04:00
|
|
|
}
|
|
|
|
|
|
2009-01-19 22:57:36 +03:00
|
|
|
static bool ahci_broken_system_poweroff(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
static const struct dmi_system_id broken_systems[] = {
|
|
|
|
|
{
|
|
|
|
|
.ident = "HP Compaq nx6310",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq nx6310"),
|
|
|
|
|
},
|
|
|
|
|
/* PCI slot number of the controller */
|
|
|
|
|
.driver_data = (void *)0x1FUL,
|
|
|
|
|
},
|
2009-03-20 02:06:46 +03:00
|
|
|
{
|
|
|
|
|
.ident = "HP Compaq 6720s",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME, "HP Compaq 6720s"),
|
|
|
|
|
},
|
|
|
|
|
/* PCI slot number of the controller */
|
|
|
|
|
.driver_data = (void *)0x1FUL,
|
|
|
|
|
},
|
2009-01-19 22:57:36 +03:00
|
|
|
|
|
|
|
|
{ } /* terminate list */
|
|
|
|
|
};
|
|
|
|
|
const struct dmi_system_id *dmi = dmi_first_match(broken_systems);
|
|
|
|
|
|
|
|
|
|
if (dmi) {
|
|
|
|
|
unsigned long slot = (unsigned long)dmi->driver_data;
|
|
|
|
|
/* apply the quirk only to on-board controllers */
|
|
|
|
|
return slot == PCI_SLOT(pdev->devfn);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
return false;
|
|
|
|
|
}
|
|
|
|
|
|
2009-05-30 15:50:12 +04:00
|
|
|
static bool ahci_broken_suspend(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
static const struct dmi_system_id sysids[] = {
|
|
|
|
|
/*
|
|
|
|
|
* On HP dv[4-6] and HDX18 with earlier BIOSen, link
|
|
|
|
|
* to the harddisk doesn't become online after
|
|
|
|
|
* resuming from STR. Warn and fail suspend.
|
2010-03-16 03:50:26 +03:00
|
|
|
*
|
|
|
|
|
* http://bugzilla.kernel.org/show_bug.cgi?id=12276
|
|
|
|
|
*
|
|
|
|
|
* Use dates instead of versions to match as HP is
|
|
|
|
|
* apparently recycling both product and version
|
|
|
|
|
* strings.
|
|
|
|
|
*
|
|
|
|
|
* http://bugzilla.kernel.org/show_bug.cgi?id=15462
|
2009-05-30 15:50:12 +04:00
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "dv4",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME,
|
|
|
|
|
"HP Pavilion dv4 Notebook PC"),
|
|
|
|
|
},
|
2010-03-16 03:50:26 +03:00
|
|
|
.driver_data = "20090105", /* F.30 */
|
2009-05-30 15:50:12 +04:00
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.ident = "dv5",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME,
|
|
|
|
|
"HP Pavilion dv5 Notebook PC"),
|
|
|
|
|
},
|
2010-03-16 03:50:26 +03:00
|
|
|
.driver_data = "20090506", /* F.16 */
|
2009-05-30 15:50:12 +04:00
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.ident = "dv6",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME,
|
|
|
|
|
"HP Pavilion dv6 Notebook PC"),
|
|
|
|
|
},
|
2010-03-16 03:50:26 +03:00
|
|
|
.driver_data = "20090423", /* F.21 */
|
2009-05-30 15:50:12 +04:00
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.ident = "HDX18",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Hewlett-Packard"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME,
|
|
|
|
|
"HP HDX18 Notebook PC"),
|
|
|
|
|
},
|
2010-03-16 03:50:26 +03:00
|
|
|
.driver_data = "20090430", /* F.23 */
|
2009-05-30 15:50:12 +04:00
|
|
|
},
|
2010-01-28 10:04:15 +03:00
|
|
|
/*
|
|
|
|
|
* Acer eMachines G725 has the same problem. BIOS
|
|
|
|
|
* V1.03 is known to be broken. V3.04 is known to
|
2011-03-31 05:57:33 +04:00
|
|
|
* work. Between, there are V1.06, V2.06 and V3.03
|
2010-01-28 10:04:15 +03:00
|
|
|
* that we don't have much idea about. For now,
|
|
|
|
|
* blacklist anything older than V3.04.
|
2010-03-16 03:50:26 +03:00
|
|
|
*
|
|
|
|
|
* http://bugzilla.kernel.org/show_bug.cgi?id=15104
|
2010-01-28 10:04:15 +03:00
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "G725",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "eMachines"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME, "eMachines G725"),
|
|
|
|
|
},
|
2010-03-16 03:50:26 +03:00
|
|
|
.driver_data = "20091216", /* V3.04 */
|
2010-01-28 10:04:15 +03:00
|
|
|
},
|
2009-05-30 15:50:12 +04:00
|
|
|
{ } /* terminate list */
|
|
|
|
|
};
|
|
|
|
|
const struct dmi_system_id *dmi = dmi_first_match(sysids);
|
2010-03-16 03:50:26 +03:00
|
|
|
int year, month, date;
|
|
|
|
|
char buf[9];
|
2009-05-30 15:50:12 +04:00
|
|
|
|
|
|
|
|
if (!dmi || pdev->bus->number || pdev->devfn != PCI_DEVFN(0x1f, 2))
|
|
|
|
|
return false;
|
|
|
|
|
|
2010-03-16 03:50:26 +03:00
|
|
|
dmi_get_date(DMI_BIOS_DATE, &year, &month, &date);
|
|
|
|
|
snprintf(buf, sizeof(buf), "%04d%02d%02d", year, month, date);
|
2009-05-30 15:50:12 +04:00
|
|
|
|
2010-03-16 03:50:26 +03:00
|
|
|
return strcmp(buf, dmi->driver_data) < 0;
|
2009-05-30 15:50:12 +04:00
|
|
|
}
|
|
|
|
|
|
2009-08-04 09:30:08 +04:00
|
|
|
static bool ahci_broken_online(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
#define ENCODE_BUSDEVFN(bus, slot, func) \
|
|
|
|
|
(void *)(unsigned long)(((bus) << 8) | PCI_DEVFN((slot), (func)))
|
|
|
|
|
static const struct dmi_system_id sysids[] = {
|
|
|
|
|
/*
|
|
|
|
|
* There are several gigabyte boards which use
|
|
|
|
|
* SIMG5723s configured as hardware RAID. Certain
|
|
|
|
|
* 5723 firmware revisions shipped there keep the link
|
|
|
|
|
* online but fail to answer properly to SRST or
|
|
|
|
|
* IDENTIFY when no device is attached downstream
|
|
|
|
|
* causing libata to retry quite a few times leading
|
|
|
|
|
* to excessive detection delay.
|
|
|
|
|
*
|
|
|
|
|
* As these firmwares respond to the second reset try
|
|
|
|
|
* with invalid device signature, considering unknown
|
|
|
|
|
* sig as offline works around the problem acceptably.
|
|
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "EP45-DQ6",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"Gigabyte Technology Co., Ltd."),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "EP45-DQ6"),
|
|
|
|
|
},
|
|
|
|
|
.driver_data = ENCODE_BUSDEVFN(0x0a, 0x00, 0),
|
|
|
|
|
},
|
|
|
|
|
{
|
|
|
|
|
.ident = "EP45-DS5",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_BOARD_VENDOR,
|
|
|
|
|
"Gigabyte Technology Co., Ltd."),
|
|
|
|
|
DMI_MATCH(DMI_BOARD_NAME, "EP45-DS5"),
|
|
|
|
|
},
|
|
|
|
|
.driver_data = ENCODE_BUSDEVFN(0x03, 0x00, 0),
|
|
|
|
|
},
|
|
|
|
|
{ } /* terminate list */
|
|
|
|
|
};
|
|
|
|
|
#undef ENCODE_BUSDEVFN
|
|
|
|
|
const struct dmi_system_id *dmi = dmi_first_match(sysids);
|
|
|
|
|
unsigned int val;
|
|
|
|
|
|
|
|
|
|
if (!dmi)
|
|
|
|
|
return false;
|
|
|
|
|
|
|
|
|
|
val = (unsigned long)dmi->driver_data;
|
|
|
|
|
|
|
|
|
|
return pdev->bus->number == (val >> 8) && pdev->devfn == (val & 0xff);
|
|
|
|
|
}
|
|
|
|
|
|
2009-10-09 07:41:47 +04:00
|
|
|
#ifdef CONFIG_ATA_ACPI
|
2009-09-15 23:18:03 +04:00
|
|
|
static void ahci_gtf_filter_workaround(struct ata_host *host)
|
|
|
|
|
{
|
|
|
|
|
static const struct dmi_system_id sysids[] = {
|
|
|
|
|
/*
|
|
|
|
|
* Aspire 3810T issues a bunch of SATA enable commands
|
|
|
|
|
* via _GTF including an invalid one and one which is
|
|
|
|
|
* rejected by the device. Among the successful ones
|
|
|
|
|
* is FPDMA non-zero offset enable which when enabled
|
|
|
|
|
* only on the drive side leads to NCQ command
|
|
|
|
|
* failures. Filter it out.
|
|
|
|
|
*/
|
|
|
|
|
{
|
|
|
|
|
.ident = "Aspire 3810T",
|
|
|
|
|
.matches = {
|
|
|
|
|
DMI_MATCH(DMI_SYS_VENDOR, "Acer"),
|
|
|
|
|
DMI_MATCH(DMI_PRODUCT_NAME, "Aspire 3810T"),
|
|
|
|
|
},
|
|
|
|
|
.driver_data = (void *)ATA_ACPI_FILTER_FPDMA_OFFSET,
|
|
|
|
|
},
|
|
|
|
|
{ }
|
|
|
|
|
};
|
|
|
|
|
const struct dmi_system_id *dmi = dmi_first_match(sysids);
|
|
|
|
|
unsigned int filter;
|
|
|
|
|
int i;
|
|
|
|
|
|
|
|
|
|
if (!dmi)
|
|
|
|
|
return;
|
|
|
|
|
|
|
|
|
|
filter = (unsigned long)dmi->driver_data;
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_info(host->dev, "applying extra ACPI _GTF filter 0x%x for %s\n",
|
|
|
|
|
filter, dmi->ident);
|
2009-09-15 23:18:03 +04:00
|
|
|
|
|
|
|
|
for (i = 0; i < host->n_ports; i++) {
|
|
|
|
|
struct ata_port *ap = host->ports[i];
|
|
|
|
|
struct ata_link *link;
|
|
|
|
|
struct ata_device *dev;
|
|
|
|
|
|
|
|
|
|
ata_for_each_link(link, ap, EDGE)
|
|
|
|
|
ata_for_each_dev(dev, link, ALL)
|
|
|
|
|
dev->gtf_filter |= filter;
|
|
|
|
|
}
|
|
|
|
|
}
|
2009-10-09 07:41:47 +04:00
|
|
|
#else
|
|
|
|
|
static inline void ahci_gtf_filter_workaround(struct ata_host *host)
|
|
|
|
|
{}
|
|
|
|
|
#endif
|
2009-09-15 23:18:03 +04:00
|
|
|
|
PCI changes for the v3.14 merge window:
Resource management
- Change pci_bus_region addresses to dma_addr_t (Bjorn Helgaas)
- Support 64-bit AGP BARs (Bjorn Helgaas, Yinghai Lu)
- Add pci_bus_address() to get bus address of a BAR (Bjorn Helgaas)
- Use pci_resource_start() for CPU address of AGP BARs (Bjorn Helgaas)
- Enforce bus address limits in resource allocation (Yinghai Lu)
- Allocate 64-bit BARs above 4G when possible (Yinghai Lu)
- Convert pcibios_resource_to_bus() to take pci_bus, not pci_dev (Yinghai Lu)
PCI device hotplug
- Major rescan/remove locking update (Rafael J. Wysocki)
- Make ioapic builtin only (not modular) (Yinghai Lu)
- Fix release/free issues (Yinghai Lu)
- Clean up pciehp (Bjorn Helgaas)
- Announce pciehp slot info during enumeration (Bjorn Helgaas)
MSI
- Add pci_msi_vec_count(), pci_msix_vec_count() (Alexander Gordeev)
- Add pci_enable_msi_range(), pci_enable_msix_range() (Alexander Gordeev)
- Deprecate "tri-state" interfaces: fail/success/fail+info (Alexander Gordeev)
- Export MSI mode using attributes, not kobjects (Greg Kroah-Hartman)
- Drop "irq" param from *_restore_msi_irqs() (DuanZhenzhong)
SR-IOV
- Clear NumVFs when disabling SR-IOV in sriov_init() (ethan.zhao)
Virtualization
- Add support for save/restore of extended capabilities (Alex Williamson)
- Add Virtual Channel to save/restore support (Alex Williamson)
- Never treat a VF as a multifunction device (Alex Williamson)
- Add pci_try_reset_function(), et al (Alex Williamson)
AER
- Ignore non-PCIe error sources (Betty Dall)
- Support ACPI HEST error sources for domains other than 0 (Betty Dall)
- Consolidate HEST error source parsers (Bjorn Helgaas)
- Add a TLP header print helper (Borislav Petkov)
Freescale i.MX6
- Remove unnecessary code (Fabio Estevam)
- Make reset-gpio optional (Marek Vasut)
- Report "link up" only after link training completes (Marek Vasut)
- Start link in Gen1 before negotiating for Gen2 mode (Marek Vasut)
- Fix PCIe startup code (Richard Zhu)
Marvell MVEBU
- Remove duplicate of_clk_get_by_name() call (Andrew Lunn)
- Drop writes to bridge Secondary Status register (Jason Gunthorpe)
- Obey bridge PCI_COMMAND_MEM and PCI_COMMAND_IO bits (Jason Gunthorpe)
- Support a bridge with no IO port window (Jason Gunthorpe)
- Use max_t() instead of max(resource_size_t,) (Jingoo Han)
- Remove redundant of_match_ptr (Sachin Kamat)
- Call pci_ioremap_io() at startup instead of dynamically (Thomas Petazzoni)
NVIDIA Tegra
- Disable Gen2 for Tegra20 and Tegra30 (Eric Brower)
Renesas R-Car
- Add runtime PM support (Valentine Barshak)
- Fix rcar_pci_probe() return value check (Wei Yongjun)
Synopsys DesignWare
- Fix crash in dw_msi_teardown_irq() (Bjørn Erik Nilsen)
- Remove redundant call to pci_write_config_word() (Bjørn Erik Nilsen)
- Fix missing MSI IRQs (Harro Haan)
- Add dw_pcie prefix before cfg_read/write (Pratyush Anand)
- Fix I/O transfers by using CPU (not realio) address (Pratyush Anand)
- Whitespace cleanup (Jingoo Han)
EISA
- Call put_device() if device_register() fails (Levente Kurusa)
- Revert EISA initialization breakage ((Bjorn Helgaas)
Miscellaneous
- Remove unused code, including PCIe 3.0 interfaces (Stephen Hemminger)
- Prevent bus conflicts while checking for bridge apertures (Bjorn Helgaas)
- Stop clearing bridge Secondary Status when setting up I/O aperture (Bjorn Helgaas)
- Use dev_is_pci() to identify PCI devices (Yijing Wang)
- Deprecate DEFINE_PCI_DEVICE_TABLE (Joe Perches)
- Update documentation 00-INDEX (Erik Ekman)
-----BEGIN PGP SIGNATURE-----
Version: GnuPG v1.4.11 (GNU/Linux)
iQIcBAABAgAGBQJS3ujEAAoJEFmIoMA60/r8A4EQAK9AZSUSVNWvlKdC1PrBfT3w
7fVILx5A4KWsOU8eoFwCPQLrgvUtMltg16yN2tbCjqpKEdrVc36biMO9bwhnXSyZ
KopHKMWnn0sza/z2H8mcGy+0azGdWcIjcErX/a8WeS6zyWBjm+yzckrHNVpPu4Ca
SpCBhfgBMjKyIZyLtP6juFSH34S2DfQex4oUSyPC+gjqPy5wW/xw/kBxZfOXl+yU
P9pQT+geMIc31pETMdG9wd/TT+47YAui4ieSggoVxfVrphCXv6S8mOMCMuQc2bAy
MHy9uFm1jbvKZZIYrzJ+9HFiiU/6MNiOO3Ygua52xuSp1Zrcjwi2CLD9/QBXbDVs
pTKU5JIO7q43llkQUpIXTwBvEApSZRhuqzXegsMAYIg4AWmbfm/2fXkfWlQThYMp
J48blAJZ4t0vhMr9usgwbtdBe8F5euExOxpwH0QMCMABbuu8/B3TLm39+LTcIbsw
Efgm3N9iUTyiV5fe9Rr62nflhyqXjTevPl4wbZZe4OOdm0MXZY+/BzuNJhg3wyY8
QKz2J3FB6OR7BCLHCp80l50s5+Ih4F5kmOXwFKjT1D1MFRaNaPDmp9BY6TitU6hg
zj55gP4c8x6n3alakbf972Yhgs/4oi1va8cZL+pCYWb8nPO5ldaMiT7QBBLUreQV
BtDtC7u/AFWJ5e73+jVO
=La1R
-----END PGP SIGNATURE-----
Merge tag 'pci-v3.14-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci
Pull PCI updates from Bjorn Helgaas:
"PCI changes for the v3.14 merge window:
Resource management
- Change pci_bus_region addresses to dma_addr_t (Bjorn Helgaas)
- Support 64-bit AGP BARs (Bjorn Helgaas, Yinghai Lu)
- Add pci_bus_address() to get bus address of a BAR (Bjorn Helgaas)
- Use pci_resource_start() for CPU address of AGP BARs (Bjorn Helgaas)
- Enforce bus address limits in resource allocation (Yinghai Lu)
- Allocate 64-bit BARs above 4G when possible (Yinghai Lu)
- Convert pcibios_resource_to_bus() to take pci_bus, not pci_dev (Yinghai Lu)
PCI device hotplug
- Major rescan/remove locking update (Rafael J. Wysocki)
- Make ioapic builtin only (not modular) (Yinghai Lu)
- Fix release/free issues (Yinghai Lu)
- Clean up pciehp (Bjorn Helgaas)
- Announce pciehp slot info during enumeration (Bjorn Helgaas)
MSI
- Add pci_msi_vec_count(), pci_msix_vec_count() (Alexander Gordeev)
- Add pci_enable_msi_range(), pci_enable_msix_range() (Alexander Gordeev)
- Deprecate "tri-state" interfaces: fail/success/fail+info (Alexander Gordeev)
- Export MSI mode using attributes, not kobjects (Greg Kroah-Hartman)
- Drop "irq" param from *_restore_msi_irqs() (DuanZhenzhong)
SR-IOV
- Clear NumVFs when disabling SR-IOV in sriov_init() (ethan.zhao)
Virtualization
- Add support for save/restore of extended capabilities (Alex Williamson)
- Add Virtual Channel to save/restore support (Alex Williamson)
- Never treat a VF as a multifunction device (Alex Williamson)
- Add pci_try_reset_function(), et al (Alex Williamson)
AER
- Ignore non-PCIe error sources (Betty Dall)
- Support ACPI HEST error sources for domains other than 0 (Betty Dall)
- Consolidate HEST error source parsers (Bjorn Helgaas)
- Add a TLP header print helper (Borislav Petkov)
Freescale i.MX6
- Remove unnecessary code (Fabio Estevam)
- Make reset-gpio optional (Marek Vasut)
- Report "link up" only after link training completes (Marek Vasut)
- Start link in Gen1 before negotiating for Gen2 mode (Marek Vasut)
- Fix PCIe startup code (Richard Zhu)
Marvell MVEBU
- Remove duplicate of_clk_get_by_name() call (Andrew Lunn)
- Drop writes to bridge Secondary Status register (Jason Gunthorpe)
- Obey bridge PCI_COMMAND_MEM and PCI_COMMAND_IO bits (Jason Gunthorpe)
- Support a bridge with no IO port window (Jason Gunthorpe)
- Use max_t() instead of max(resource_size_t,) (Jingoo Han)
- Remove redundant of_match_ptr (Sachin Kamat)
- Call pci_ioremap_io() at startup instead of dynamically (Thomas Petazzoni)
NVIDIA Tegra
- Disable Gen2 for Tegra20 and Tegra30 (Eric Brower)
Renesas R-Car
- Add runtime PM support (Valentine Barshak)
- Fix rcar_pci_probe() return value check (Wei Yongjun)
Synopsys DesignWare
- Fix crash in dw_msi_teardown_irq() (Bjørn Erik Nilsen)
- Remove redundant call to pci_write_config_word() (Bjørn Erik Nilsen)
- Fix missing MSI IRQs (Harro Haan)
- Add dw_pcie prefix before cfg_read/write (Pratyush Anand)
- Fix I/O transfers by using CPU (not realio) address (Pratyush Anand)
- Whitespace cleanup (Jingoo Han)
EISA
- Call put_device() if device_register() fails (Levente Kurusa)
- Revert EISA initialization breakage ((Bjorn Helgaas)
Miscellaneous
- Remove unused code, including PCIe 3.0 interfaces (Stephen Hemminger)
- Prevent bus conflicts while checking for bridge apertures (Bjorn Helgaas)
- Stop clearing bridge Secondary Status when setting up I/O aperture (Bjorn Helgaas)
- Use dev_is_pci() to identify PCI devices (Yijing Wang)
- Deprecate DEFINE_PCI_DEVICE_TABLE (Joe Perches)
- Update documentation 00-INDEX (Erik Ekman)"
* tag 'pci-v3.14-changes' of git://git.kernel.org/pub/scm/linux/kernel/git/helgaas/pci: (119 commits)
Revert "EISA: Initialize device before its resources"
Revert "EISA: Log device resources in dmesg"
vfio-pci: Use pci "try" reset interface
PCI: Check parent kobject in pci_destroy_dev()
xen/pcifront: Use global PCI rescan-remove locking
powerpc/eeh: Use global PCI rescan-remove locking
PCI: Fix pci_check_and_unmask_intx() comment typos
PCI: Add pci_try_reset_function(), pci_try_reset_slot(), pci_try_reset_bus()
MPT / PCI: Use pci_stop_and_remove_bus_device_locked()
platform / x86: Use global PCI rescan-remove locking
PCI: hotplug: Use global PCI rescan-remove locking
pcmcia: Use global PCI rescan-remove locking
ACPI / hotplug / PCI: Use global PCI rescan-remove locking
ACPI / PCI: Use global PCI rescan-remove locking in PCI root hotplug
PCI: Add global pci_lock_rescan_remove()
PCI: Cleanup pci.h whitespace
PCI: Reorder so actual code comes before stubs
PCI/AER: Support ACPI HEST AER error sources for PCI domains other than 0
ACPICA: Add helper macros to extract bus/segment numbers from HEST table.
PCI: Make local functions static
...
2014-01-23 04:39:28 +04:00
|
|
|
static int ahci_init_interrupts(struct pci_dev *pdev, unsigned int n_ports,
|
2013-12-30 11:28:14 +04:00
|
|
|
struct ahci_host_priv *hpriv)
|
2012-11-19 19:02:48 +04:00
|
|
|
{
|
2014-01-30 01:19:43 +04:00
|
|
|
int nvec;
|
2012-11-19 19:02:48 +04:00
|
|
|
|
2013-12-30 11:28:14 +04:00
|
|
|
if (hpriv->flags & AHCI_HFLAG_NO_MSI)
|
|
|
|
|
goto intx;
|
|
|
|
|
|
2014-01-30 01:19:43 +04:00
|
|
|
nvec = pci_msi_vec_count(pdev);
|
|
|
|
|
if (nvec < 0)
|
2013-12-30 11:28:14 +04:00
|
|
|
goto intx;
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* If number of MSIs is less than number of ports then Sharing Last
|
|
|
|
|
* Message mode could be enforced. In this case assume that advantage
|
|
|
|
|
* of multipe MSIs is negated and use single MSI mode instead.
|
|
|
|
|
*/
|
2014-01-30 01:19:43 +04:00
|
|
|
if (nvec < n_ports)
|
2013-12-30 11:28:14 +04:00
|
|
|
goto single_msi;
|
|
|
|
|
|
2014-01-30 01:19:43 +04:00
|
|
|
nvec = pci_enable_msi_range(pdev, nvec, nvec);
|
|
|
|
|
if (nvec == -ENOSPC)
|
2014-02-15 01:27:19 +04:00
|
|
|
goto single_msi;
|
2014-01-30 01:19:43 +04:00
|
|
|
else if (nvec < 0)
|
|
|
|
|
goto intx;
|
2012-11-19 19:02:48 +04:00
|
|
|
|
2013-12-30 11:28:14 +04:00
|
|
|
return nvec;
|
|
|
|
|
|
|
|
|
|
single_msi:
|
2014-01-30 01:19:43 +04:00
|
|
|
if (pci_enable_msi(pdev))
|
2013-12-30 11:28:14 +04:00
|
|
|
goto intx;
|
|
|
|
|
return 1;
|
|
|
|
|
|
|
|
|
|
intx:
|
2012-11-19 19:02:48 +04:00
|
|
|
pci_intx(pdev, 1);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
/**
|
|
|
|
|
* ahci_host_activate - start AHCI host, request IRQs and register it
|
|
|
|
|
* @host: target ATA host
|
|
|
|
|
* @irq: base IRQ number to request
|
|
|
|
|
* @n_msis: number of MSIs allocated for this host
|
|
|
|
|
* @irq_handler: irq_handler used when requesting IRQs
|
|
|
|
|
* @irq_flags: irq_flags used when requesting IRQs
|
|
|
|
|
*
|
|
|
|
|
* Similar to ata_host_activate, but requests IRQs according to AHCI-1.1
|
|
|
|
|
* when multiple MSIs were allocated. That is one MSI per port, starting
|
|
|
|
|
* from @irq.
|
|
|
|
|
*
|
|
|
|
|
* LOCKING:
|
|
|
|
|
* Inherited from calling layer (may sleep).
|
|
|
|
|
*
|
|
|
|
|
* RETURNS:
|
|
|
|
|
* 0 on success, -errno otherwise.
|
|
|
|
|
*/
|
|
|
|
|
int ahci_host_activate(struct ata_host *host, int irq, unsigned int n_msis)
|
|
|
|
|
{
|
|
|
|
|
int i, rc;
|
|
|
|
|
|
|
|
|
|
/* Sharing Last Message among several ports is not supported */
|
|
|
|
|
if (n_msis < host->n_ports)
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
|
|
rc = ata_host_start(host);
|
|
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < host->n_ports; i++) {
|
2013-07-23 07:54:10 +04:00
|
|
|
const char* desc;
|
2013-05-22 03:53:48 +04:00
|
|
|
struct ahci_port_priv *pp = host->ports[i]->private_data;
|
|
|
|
|
|
2013-07-23 07:54:10 +04:00
|
|
|
/* pp is NULL for dummy ports */
|
|
|
|
|
if (pp)
|
|
|
|
|
desc = pp->irq_desc;
|
|
|
|
|
else
|
|
|
|
|
desc = dev_driver_string(host->dev);
|
|
|
|
|
|
2012-11-19 19:02:48 +04:00
|
|
|
rc = devm_request_threaded_irq(host->dev,
|
|
|
|
|
irq + i, ahci_hw_interrupt, ahci_thread_fn, IRQF_SHARED,
|
2013-07-23 07:54:10 +04:00
|
|
|
desc, host->ports[i]);
|
2012-11-19 19:02:48 +04:00
|
|
|
if (rc)
|
|
|
|
|
goto out_free_irqs;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
for (i = 0; i < host->n_ports; i++)
|
|
|
|
|
ata_port_desc(host->ports[i], "irq %d", irq + i);
|
|
|
|
|
|
|
|
|
|
rc = ata_host_register(host, &ahci_sht);
|
|
|
|
|
if (rc)
|
|
|
|
|
goto out_free_all_irqs;
|
|
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
|
|
|
|
|
|
out_free_all_irqs:
|
|
|
|
|
i = host->n_ports;
|
|
|
|
|
out_free_irqs:
|
|
|
|
|
for (i--; i >= 0; i--)
|
|
|
|
|
devm_free_irq(host->dev, irq + i, host->ports[i]);
|
|
|
|
|
|
|
|
|
|
return rc;
|
|
|
|
|
}
|
|
|
|
|
|
2007-01-20 10:00:28 +03:00
|
|
|
static int ahci_init_one(struct pci_dev *pdev, const struct pci_device_id *ent)
|
2005-04-17 02:20:36 +04:00
|
|
|
{
|
2008-06-09 19:13:04 +04:00
|
|
|
unsigned int board_id = ent->driver_data;
|
|
|
|
|
struct ata_port_info pi = ahci_port_info[board_id];
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
const struct ata_port_info *ppi[] = { &pi, NULL };
|
2007-01-20 10:00:28 +03:00
|
|
|
struct device *dev = &pdev->dev;
|
2005-04-17 02:20:36 +04:00
|
|
|
struct ahci_host_priv *hpriv;
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
struct ata_host *host;
|
2012-11-19 19:02:48 +04:00
|
|
|
int n_ports, n_msis, i, rc;
|
2012-01-06 16:33:39 +04:00
|
|
|
int ahci_pci_bar = AHCI_PCI_BAR_STANDARD;
|
2005-04-17 02:20:36 +04:00
|
|
|
|
|
|
|
|
VPRINTK("ENTER\n");
|
|
|
|
|
|
2010-07-03 18:29:25 +04:00
|
|
|
WARN_ON((int)ATA_MAX_QUEUE > AHCI_MAX_CMDS);
|
2006-05-15 16:03:55 +04:00
|
|
|
|
2011-04-16 02:52:00 +04:00
|
|
|
ata_print_version_once(&pdev->dev, DRV_VERSION);
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2008-09-03 17:48:34 +04:00
|
|
|
/* The AHCI driver can only drive the SATA ports, the PATA driver
|
|
|
|
|
can drive them all so if both drivers are selected make sure
|
|
|
|
|
AHCI stays out of the way */
|
|
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_MARVELL && !marvell_enable)
|
|
|
|
|
return -ENODEV;
|
|
|
|
|
|
2013-11-19 04:06:38 +04:00
|
|
|
/* Apple BIOS on MCP89 prevents us using AHCI */
|
|
|
|
|
if (is_mcp89_apple(pdev))
|
|
|
|
|
ahci_mcp89_apple_enable(pdev);
|
2010-06-17 13:42:22 +04:00
|
|
|
|
2009-11-22 04:07:41 +03:00
|
|
|
/* Promise's PDC42819 is a SAS/SATA controller that has an AHCI mode.
|
|
|
|
|
* At the moment, we can only use the AHCI mode. Let the users know
|
|
|
|
|
* that for SAS drives they're out of luck.
|
|
|
|
|
*/
|
|
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_PROMISE)
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"PDC42819 can only drive SATA devices with this driver\n");
|
2009-11-22 04:07:41 +03:00
|
|
|
|
2013-01-05 02:39:09 +04:00
|
|
|
/* Both Connext and Enmotus devices use non-standard BARs */
|
2012-01-06 16:33:39 +04:00
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_STMICRO && pdev->device == 0xCC06)
|
|
|
|
|
ahci_pci_bar = AHCI_PCI_BAR_STA2X11;
|
2013-01-05 02:39:09 +04:00
|
|
|
else if (pdev->vendor == 0x1c44 && pdev->device == 0x8000)
|
|
|
|
|
ahci_pci_bar = AHCI_PCI_BAR_ENMOTUS;
|
2012-01-06 16:33:39 +04:00
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
/* acquire resources */
|
2007-01-20 10:00:28 +03:00
|
|
|
rc = pcim_enable_device(pdev);
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
|
|
|
|
|
2007-12-06 09:09:43 +03:00
|
|
|
if (pdev->vendor == PCI_VENDOR_ID_INTEL &&
|
|
|
|
|
(pdev->device == 0x2652 || pdev->device == 0x2653)) {
|
|
|
|
|
u8 map;
|
|
|
|
|
|
|
|
|
|
/* ICH6s share the same PCI ID for both piix and ahci
|
|
|
|
|
* modes. Enabling ahci mode while MAP indicates
|
|
|
|
|
* combined mode is a bad idea. Yield to ata_piix.
|
|
|
|
|
*/
|
|
|
|
|
pci_read_config_byte(pdev, ICH_MAP, &map);
|
|
|
|
|
if (map & 0x3) {
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"controller is in combined mode, can't enable AHCI mode\n");
|
2007-12-06 09:09:43 +03:00
|
|
|
return -ENODEV;
|
|
|
|
|
}
|
|
|
|
|
}
|
|
|
|
|
|
2013-12-16 14:34:21 +04:00
|
|
|
/* AHCI controllers often implement SFF compatible interface.
|
|
|
|
|
* Grab all PCI BARs just in case.
|
|
|
|
|
*/
|
|
|
|
|
rc = pcim_iomap_regions_request_all(pdev, 1 << ahci_pci_bar, DRV_NAME);
|
|
|
|
|
if (rc == -EBUSY)
|
|
|
|
|
pcim_pin_device(pdev);
|
|
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
|
|
|
|
|
2007-01-20 10:00:28 +03:00
|
|
|
hpriv = devm_kzalloc(dev, sizeof(*hpriv), GFP_KERNEL);
|
|
|
|
|
if (!hpriv)
|
|
|
|
|
return -ENOMEM;
|
2007-09-23 08:19:55 +04:00
|
|
|
hpriv->flags |= (unsigned long)pi.private_data;
|
|
|
|
|
|
2008-06-09 19:13:04 +04:00
|
|
|
/* MCP65 revision A1 and A2 can't do MSI */
|
|
|
|
|
if (board_id == board_ahci_mcp65 &&
|
|
|
|
|
(pdev->revision == 0xa1 || pdev->revision == 0xa2))
|
|
|
|
|
hpriv->flags |= AHCI_HFLAG_NO_MSI;
|
|
|
|
|
|
2008-12-30 05:53:41 +03:00
|
|
|
/* SB800 does NOT need the workaround to ignore SERR_INTERNAL */
|
|
|
|
|
if (board_id == board_ahci_sb700 && pdev->revision >= 0x40)
|
|
|
|
|
hpriv->flags &= ~AHCI_HFLAG_IGN_SERR_INTERNAL;
|
|
|
|
|
|
2009-10-03 13:27:29 +04:00
|
|
|
/* only some SB600s can do 64bit DMA */
|
|
|
|
|
if (ahci_sb600_enable_64bit(pdev))
|
|
|
|
|
hpriv->flags &= ~AHCI_HFLAG_32BIT_ONLY;
|
2009-05-27 11:04:43 +04:00
|
|
|
|
2012-01-06 16:33:39 +04:00
|
|
|
hpriv->mmio = pcim_iomap_table(pdev)[ahci_pci_bar];
|
2010-03-03 20:17:34 +03:00
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
/* save initial config */
|
2010-03-03 20:17:36 +03:00
|
|
|
ahci_pci_save_initial_config(pdev, hpriv);
|
2005-04-17 02:20:36 +04:00
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
/* prepare host */
|
2010-01-27 07:33:23 +03:00
|
|
|
if (hpriv->cap & HOST_CAP_NCQ) {
|
|
|
|
|
pi.flags |= ATA_FLAG_NCQ;
|
2010-03-30 05:28:32 +04:00
|
|
|
/*
|
|
|
|
|
* Auto-activate optimization is supposed to be
|
|
|
|
|
* supported on all AHCI controllers indicating NCQ
|
|
|
|
|
* capability, but it seems to be broken on some
|
|
|
|
|
* chipsets including NVIDIAs.
|
|
|
|
|
*/
|
|
|
|
|
if (!(hpriv->flags & AHCI_HFLAG_NO_FPDMA_AA))
|
2010-01-27 07:33:23 +03:00
|
|
|
pi.flags |= ATA_FLAG_FPDMA_AA;
|
2013-08-25 10:22:49 +04:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* All AHCI controllers should be forward-compatible
|
|
|
|
|
* with the new auxiliary field. This code should be
|
|
|
|
|
* conditionalized if any buggy AHCI controllers are
|
|
|
|
|
* encountered.
|
|
|
|
|
*/
|
|
|
|
|
pi.flags |= ATA_FLAG_FPDMA_AUX;
|
2010-01-27 07:33:23 +03:00
|
|
|
}
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2007-09-23 08:19:54 +04:00
|
|
|
if (hpriv->cap & HOST_CAP_PMP)
|
|
|
|
|
pi.flags |= ATA_FLAG_PMP;
|
|
|
|
|
|
2010-03-03 20:17:45 +03:00
|
|
|
ahci_set_em_messages(hpriv, &pi);
|
2008-06-03 21:33:55 +04:00
|
|
|
|
2009-01-19 22:57:36 +03:00
|
|
|
if (ahci_broken_system_poweroff(pdev)) {
|
|
|
|
|
pi.flags |= ATA_FLAG_NO_POWEROFF_SPINDOWN;
|
|
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"quirky BIOS, skipping spindown on poweroff\n");
|
|
|
|
|
}
|
|
|
|
|
|
2009-05-30 15:50:12 +04:00
|
|
|
if (ahci_broken_suspend(pdev)) {
|
|
|
|
|
hpriv->flags |= AHCI_HFLAG_NO_SUSPEND;
|
2011-04-16 02:51:58 +04:00
|
|
|
dev_warn(&pdev->dev,
|
|
|
|
|
"BIOS update required for suspend/resume\n");
|
2009-05-30 15:50:12 +04:00
|
|
|
}
|
|
|
|
|
|
2009-08-04 09:30:08 +04:00
|
|
|
if (ahci_broken_online(pdev)) {
|
|
|
|
|
hpriv->flags |= AHCI_HFLAG_SRST_TOUT_IS_OFFLINE;
|
|
|
|
|
dev_info(&pdev->dev,
|
|
|
|
|
"online status unreliable, applying workaround\n");
|
|
|
|
|
}
|
|
|
|
|
|
2008-02-06 09:13:51 +03:00
|
|
|
/* CAP.NP sometimes indicate the index of the last enabled
|
|
|
|
|
* port, at other times, that of the last possible port, so
|
|
|
|
|
* determining the maximum port number requires looking at
|
|
|
|
|
* both CAP.NP and port_map.
|
|
|
|
|
*/
|
|
|
|
|
n_ports = max(ahci_nr_ports(hpriv->cap), fls(hpriv->port_map));
|
|
|
|
|
|
2013-12-30 11:28:14 +04:00
|
|
|
n_msis = ahci_init_interrupts(pdev, n_ports, hpriv);
|
|
|
|
|
if (n_msis > 1)
|
|
|
|
|
hpriv->flags |= AHCI_HFLAG_MULTI_MSI;
|
|
|
|
|
|
2008-02-06 09:13:51 +03:00
|
|
|
host = ata_host_alloc_pinfo(&pdev->dev, ppi, n_ports);
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
if (!host)
|
|
|
|
|
return -ENOMEM;
|
|
|
|
|
host->private_data = hpriv;
|
|
|
|
|
|
2009-01-26 13:05:44 +03:00
|
|
|
if (!(hpriv->cap & HOST_CAP_SSS) || ahci_ignore_sss)
|
2009-01-10 02:54:07 +03:00
|
|
|
host->flags |= ATA_HOST_PARALLEL_SCAN;
|
2009-01-26 13:05:44 +03:00
|
|
|
else
|
2013-10-05 04:15:16 +04:00
|
|
|
dev_info(&pdev->dev, "SSS flag set, parallel bus scan disabled\n");
|
2009-01-10 02:54:07 +03:00
|
|
|
|
2008-06-03 21:33:55 +04:00
|
|
|
if (pi.flags & ATA_FLAG_EM)
|
|
|
|
|
ahci_reset_em(host);
|
|
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
for (i = 0; i < host->n_ports; i++) {
|
2007-05-28 16:33:01 +04:00
|
|
|
struct ata_port *ap = host->ports[i];
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
|
2012-01-06 16:33:39 +04:00
|
|
|
ata_port_pbar_desc(ap, ahci_pci_bar, -1, "abar");
|
|
|
|
|
ata_port_pbar_desc(ap, ahci_pci_bar,
|
2007-08-18 08:14:55 +04:00
|
|
|
0x100 + ap->port_no * 0x80, "port");
|
|
|
|
|
|
2008-06-03 21:33:55 +04:00
|
|
|
/* set enclosure management message type */
|
|
|
|
|
if (ap->flags & ATA_FLAG_EM)
|
2010-04-23 13:27:19 +04:00
|
|
|
ap->em_message_type = hpriv->em_msg_type;
|
2008-06-03 21:33:55 +04:00
|
|
|
|
|
|
|
|
|
2007-05-28 16:33:01 +04:00
|
|
|
/* disabled/not-implemented port */
|
2008-04-07 17:47:21 +04:00
|
|
|
if (!(hpriv->port_map & (1 << i)))
|
2007-05-28 16:33:01 +04:00
|
|
|
ap->ops = &ata_dummy_port_ops;
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
}
|
2007-03-18 16:15:33 +03:00
|
|
|
|
2007-10-25 09:59:16 +04:00
|
|
|
/* apply workaround for ASUS P5W DH Deluxe mainboard */
|
|
|
|
|
ahci_p5wdh_workaround(host);
|
|
|
|
|
|
2009-09-15 23:18:03 +04:00
|
|
|
/* apply gtf filter quirk */
|
|
|
|
|
ahci_gtf_filter_workaround(host);
|
|
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
/* initialize adapter */
|
|
|
|
|
rc = ahci_configure_dma_masks(pdev, hpriv->cap & HOST_CAP_64);
|
2005-04-17 02:20:36 +04:00
|
|
|
if (rc)
|
2007-01-20 10:00:28 +03:00
|
|
|
return rc;
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-03 20:17:39 +03:00
|
|
|
rc = ahci_pci_reset_controller(host);
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
if (rc)
|
|
|
|
|
return rc;
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2010-03-03 20:17:42 +03:00
|
|
|
ahci_pci_init_controller(host);
|
2010-03-03 20:17:43 +03:00
|
|
|
ahci_pci_print_info(host);
|
2005-04-17 02:20:36 +04:00
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
pci_set_master(pdev);
|
2012-11-19 19:02:48 +04:00
|
|
|
|
|
|
|
|
if (hpriv->flags & AHCI_HFLAG_MULTI_MSI)
|
|
|
|
|
return ahci_host_activate(host, pdev->irq, n_msis);
|
|
|
|
|
|
libata: convert the remaining SATA drivers to new init model
Convert ahci, sata_sil, sata_sil24, sata_svw, sata_qstor, sata_mv,
sata_sx4, sata_vsc and sata_inic162x to new init model.
Now that host and ap are available during intialization, functions are
converted to take either host or ap instead of low level parameters
which were inevitable for functions shared between init and other
paths. This simplifies code quite a bit.
* init_one()'s now follow more consistent init order
* ahci_setup_port() and ahci_host_init() collapsed into
ahci_init_one() for init order consistency
* sata_vsc uses port_info instead of setting fields manually
* in sata_svw, k2_board_info converted to port_info (info is now in
port flags). port number is honored now.
Tested on ICH7/8 AHCI, jmb360, sil3112, 3114, 3124 and 3132.
Signed-off-by: Tejun Heo <htejun@gmail.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
2007-04-17 18:44:08 +04:00
|
|
|
return ata_host_activate(host, pdev->irq, ahci_interrupt, IRQF_SHARED,
|
|
|
|
|
&ahci_sht);
|
2005-05-12 23:03:42 +04:00
|
|
|
}
|
2005-04-17 02:20:36 +04:00
|
|
|
|
2012-04-19 09:43:05 +04:00
|
|
|
module_pci_driver(ahci_pci_driver);
|
2005-04-17 02:20:36 +04:00
|
|
|
|
|
|
|
|
MODULE_AUTHOR("Jeff Garzik");
|
|
|
|
|
MODULE_DESCRIPTION("AHCI SATA low-level driver");
|
|
|
|
|
MODULE_LICENSE("GPL");
|
|
|
|
|
MODULE_DEVICE_TABLE(pci, ahci_pci_tbl);
|
2005-08-23 10:53:51 +04:00
|
|
|
MODULE_VERSION(DRV_VERSION);
|
